Patent US4856029A successfully refreshed from Google Patents.
US4856029A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Technique for processing a digital signal having zero overhead sync
Assignee: Eastman Kodak Co
•
Filing: 1988-10-11
•
Granted: 1989-08-08
•
Expires: 2008-10-11
Abstract
Abstract Apparatus for effecting the technique includes a subtraction circuit for producing a difference signal by subtracting successive words of the serial bit stream forming the digital signal. A comparator circuit compares the difference signal to a predetermined maximum slew rate limit signals. If the difference signal is greater than the maximum limit signal, then subtraction and comparison is repeated, after shifting the successive words of the digital signal by one bit. This process is repeated until, when the difference no longer exceeds S, synchronization is assumed.
Inventors
- 👤 Daniel J. Geyer
- 👤 Ward M. Calaway
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 18:08
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/0054; H04L7/02; H04L7/033; H04L7/0331
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
188 words
Digital signal processing apparatus comprising: means for providing a serial bit stream digital signal constituted by a succession of words which are each comprised of the same number of bits per word, wherein said digital signal is characterized such that there is no synchronizing bits between successive words to delineate the start and end of each of said words, and such that the change in the value between successive words is not greater than a maximum slew rate limit S; memory means for storing first and second successive words of said digital signal; means for subtracting said first and second words to produce a difference signal; means for comparing said difference signal with said maximum slew rate signal S and for producing a sync signal when said difference signal is not greater than S; and means for shifting the successive words stored in said memory means by one bit when said difference signal is greater than S and for causing said subtracting means and said comparing means to subtract and compare said bit shifted successive words, until, when the difference signal no longer exceeds S, sync is assumed.
Claim 2
Dependent Claim
188 words
Digital signal processing apparatus comprising: means for providing a serial bit stream digital signal constituted by a succession of words which are each comprised of the same number of bits per word, wherein said digital signal is characterized such that there is no synchronizing bits between successive words to delineate the start and end of each of said words, and such that the change in the value between successive words is not greater than a maximum slew rate limit S; memory means for storing first and second successive words of said digital signal; means for subtracting said first and second words to produce a difference signal; means for comparing said difference signal with said maximum slew rate signal S and for producing a sync signal when said difference signal is not greater than S; and means for shifting the successive words stored in said memory means by one bit when said difference signal is greater than S and for causing said subtracting means and said comparing means to subtract and compare said bit shifted successive words, until, when the difference signal no longer exceeds S, sync is assumed.
Claim 3
Dependent Claim
45 words
The apparatus of claim 1 wherein said digital signal providing means includes a source of an analog signal which has a slew rate which is not greater than a maximum value S and further including means for converting said analog signal into said digital signal.
Claim 4
Dependent Claim
32 words
The apparatus of claim 2 wherein said analog signal source includes a slew rate limiting circuit for limiting the slew rate of an analog signal to said maximum slew rate limit S.
Claim 5
Independent Claim
166 words
A method for processing a serial bit stream digital signal constituted by a succession of words, each of which is comprised of the same number of bits per word, wherein said digital signal is characterized such that there is no synchronizing bits between successive words to delineate the start and end of said words, and such that the slew rate of change in value between successive words of said digital signal is not greater than a maximum slew rate S, the method comprising the steps of: storing first and second successive words of said digital signal in memory; subtracting said first and second words to produce a difference signal; comparing said difference signal to said maximum slew rate signal S and producing a sync signal only when said difference signal is not greater than S; and repeating said storing, subtracting and comparing steps on two successive words which have been shifted by one bit until, when the difference signal no longer exceeds, S, sync is assumed.
Claim 6
Independent Claim
166 words
A method for processing a serial bit stream digital signal constituted by a succession of words, each of which is comprised of the same number of bits per word, wherein said digital signal is characterized such that there is no synchronizing bits between successive words to delineate the start and end of said words, and such that the slew rate of change in value between successive words of said digital signal is not greater than a maximum slew rate S, the method comprising the steps of: storing first and second successive words of said digital signal in memory; subtracting said first and second words to produce a difference signal; comparing said difference signal to said maximum slew rate signal S and producing a sync signal only when said difference signal is not greater than S; and repeating said storing, subtracting and comparing steps on two successive words which have been shifted by one bit until, when the difference signal no longer exceeds, S, sync is assumed.
References Cited (Backward Citations)
US3969582A
Cited
US3842399A
Cited
US3961138A
Cited
US4088831A
Cited
US4404676A
Cited
US4414587A
Cited
US4493093A
Cited
US4577318A
Cited
US4672447A
Cited
US4737971A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-07 | 1993-02-06 | 1993-08-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-07 | 1997-02-06 | 1997-08-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-07 | 2001-02-06 | 2001-08-08 | $7700.00 | Window Closed / Lapsed |