Patent US4847550A successfully refreshed from Google Patents.
US4847550A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor circuit
Assignee: Hitachi Ltd
•
Filing: 1988-01-14
•
Granted: 1989-07-11
•
Expires: 2008-01-14
Abstract
Abstract A constant voltage circuit according to this invention comprises first means attenuating or dividing fluctuating voltage and an amplifying FET, to the gate of which the output attenuated or divided by the first means is applied and whose drain is connected with the fluctuating voltage through load means. The attenuation ratio or division ratio of the first means, the mutual conductance of the amplifying FET and the impedance of the load means are so set that the voltage drop across the load means cancels the fluctuating amount of the fluctuating voltage. Consequently an output voltage, which is maintained substantially constant, is obtained at the drain of the amplifying FET, independently of fluctuations in the fluctuating voltage, and thus a constant voltage circuit can be obtained. A constant current circuit according to this invention utilizes the constant voltage circuit described above. The output voltage of the constant voltage circuit is supplied to the gate of the constant current FET. Consequently a current, which is maintained substantially constant, flows through the drain-source path of this constant current FET and thus a constant current circuit can be obtained.
Inventors
- 👤 Satoshi Tanaka
- 👤 Hirotoshi Tanaka
- 👤 Taizo Kinoshita
- 👤 Nobuo Kotera
- 👤 Minoru Nagata
- 👤 Kiichi Yamashita
- 👤 Tomoyuki Watanabe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 11:27
CPC Classifications
G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/24; G05F3/242; G05F3/245; G05F3/247
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
237 words
A semiconductor circuit comprising: (1) a first means for generating a converted voltage at an output thereof, a first end thereof being connected with a first operating potential, a second end thereof being connected with a second operating potential, said converted voltage being obtained by attenuating or dividing a potential difference between said first operating potential and said second operating potential; (2) an amplifying FET, having a gate, source and drain, the gate of which responds to said converted voltage of said first means and the source of which is connected to said second operating potential; and (3) load means, a first end thereof being connected to a drain of said amplifying FET, a second end thereof being connected with said first operating potential; wherein said load means is another FET whose gate and drain are connected with said first operating potential and whose source is connected with said drain of said amplifying FET, wherein an attenuation or dividing ratio of said first means is set to a predetermined value, and wherein a ratio of a conductance of said amplifying FET to a conductance of said other FET is set to a value which is substantially equal to a square number of a reciprocal number of said predetermined value, whereby a voltage drop across said load means substantially cancels fluctuations of a voltage at said drain of said amplifying FET due to fluctuations in said potential difference.
Claim 2
Dependent Claim
237 words
A semiconductor circuit comprising: (1) a first means for generating a converted voltage at an output thereof, a first end thereof being connected with a first operating potential, a second end thereof being connected with a second operating potential, said converted voltage being obtained by attenuating or dividing a potential difference between said first operating potential and said second operating potential; (2) an amplifying FET, having a gate, source and drain, the gate of which responds to said converted voltage of said first means and the source of which is connected to said second operating potential; and (3) load means, a first end thereof being connected to a drain of said amplifying FET, a second end thereof being connected with said first operating potential; wherein said load means is another FET whose gate and drain are connected with said first operating potential and whose source is connected with said drain of said amplifying FET, wherein an attenuation or dividing ratio of said first means is set to a predetermined value, and wherein a ratio of a conductance of said amplifying FET to a conductance of said other FET is set to a value which is substantially equal to a square number of a reciprocal number of said predetermined value, whereby a voltage drop across said load means substantially cancels fluctuations of a voltage at said drain of said amplifying FET due to fluctuations in said potential difference.
Claim 3
Dependent Claim
57 words
A semiconductor circuit according to claim 1 further comprising: (4) a constant current FET having a gate which responds to a voltage at said drain of said amplifying FET and having a source which is connected with said second operating potential, whereby a current maintained substantially constant flows through a drain-source path of said constant current FET.
Claim 4
Dependent Claim
37 words
A semiconductor circuit according to claim 2, wherein a threshold voltage of at least one of said amplifying FET, said constant current FET and said other FET is regulated by implanting impurity ions to a channel thereof.
Claim 5
Dependent Claim
49 words
A semiconductor circuit according to claim 3, further comprising: (5) an additional FET having a gate, source and drain, the source thereof being connected with said drain of said constant current FET, the gate thereof being biased at a predetermined potential, said constant current flowing through the drain thereof.
References Cited (Backward Citations)
US4031456A
Cited
US4008406A
Cited
EP0029231A1
Cited
EP0076963A2
Cited
US4645998A
Cited
US4717685A
Cited
US4618816A
Cited
US4686451A
Cited
JPH0543870A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-10 | 1993-01-09 | 1993-07-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-10 | 1997-01-09 | 1997-07-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-10 | 2001-01-09 | 2001-07-11 | $7700.00 | Window Closed / Lapsed |