Patent US1388446A successfully refreshed from Google Patents.
Patent US4845712A successfully refreshed from Google Patents.
US4845712A
Expired / Lapsed
US
⏱️ 0.0 years remaining
State machine checker
Assignee: Hewlett Packard Development Co LP
•
Filing: 1987-11-30
•
Granted: 1989-07-04
•
Expires: 2007-11-30
Abstract
Abstract Checking method and apparatus for monitoring the proper operation of a state machine of the type operable to produce control signals that in turn, cause other digital apparatus to produce responsive signals. Part of the checker apparatus, in effect, emulates the digital apparatus, receiving the control signals to produce therefrom emulated response signals that, when compared to the control signals, provide an indication of correct operation of the state machine means and associated circuitry.
Inventors
- 👤 Martin W. Sanner
- 👤 Seema Chandra
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 19:02
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/261; G06F11/28
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
126 words
A method of monitoring proper operation of as state machine means operable to assume one of a number of digital states, each assumed digital state being indicative of a immediately prior assumed digital and receipt of an input signal produced by a digital means, the state machine means generating control signals for controlling, at least in part, operation of the digital means, the method comprising the steps of: emulating the digital means by receiving the control signals to produce therefrom an emulated input signal representative of the input signal; comparing emulated input signal and the control signals in a manner that determines whether the control signals are correct; and producing an error signal in the event the comparing step determines the control signal are not correct.
Claim 2
Independent Claim
126 words
A method of monitoring proper operation of as state machine means operable to assume one of a number of digital states, each assumed digital state being indicative of a immediately prior assumed digital and receipt of an input signal produced by a digital means, the state machine means generating control signals for controlling, at least in part, operation of the digital means, the method comprising the steps of: emulating the digital means by receiving the control signals to produce therefrom an emulated input signal representative of the input signal; comparing emulated input signal and the control signals in a manner that determines whether the control signals are correct; and producing an error signal in the event the comparing step determines the control signal are not correct.
Claim 3
Dependent Claim
152 words
In a data processing system having processing means, a peripheral device and device controller means operable to control data transfers between the peripheral device and the processing means, the device controller means and the peripheral device each having state machine means for generating handshake signals in response to the handshake signals of the other, apparatus for monitoring proper operation of the device controller means state machine means, the apparatus comprising: emulator state machine means coupled to receive the device controller means handshake signals for emulating the peripheral device state machine means to generate emulated peripheral device handshake signals; and compare means coupled to receive the device controller means and peripheral device handshake signals for determining that the present device controller means handshake signals are correct, the compare means including means for generating an error signal when it is found from said comparison that the device controller means handshake signals are not correct.
Claim 4
Dependent Claim
152 words
In a data processing system having processing means, a peripheral device and device controller means operable to control data transfers between the peripheral device and the processing means, the device controller means and the peripheral device each having state machine means for generating handshake signals in response to the handshake signals of the other, apparatus for monitoring proper operation of the device controller means state machine means, the apparatus comprising: emulator state machine means coupled to receive the device controller means handshake signals for emulating the peripheral device state machine means to generate emulated peripheral device handshake signals; and compare means coupled to receive the device controller means and peripheral device handshake signals for determining that the present device controller means handshake signals are correct, the compare means including means for generating an error signal when it is found from said comparison that the device controller means handshake signals are not correct.
Claim 5
Dependent Claim
166 words
In a data processing system, including a first data station and a second data station coupled to one another for data communication therebetween, the first and second data stations each having control means operable to generate control signals and to receive response signals from the other of the control means, each of the control means comprising: first state machine means operably coupled to receive the response signals from the other of the control means for sequentially assuming each of a number of digital states and produce therefrom the control signals; emulator state machine means coupled to the logic means to receive the control signals produced by the first state machine means for emulating the other state machine means of the other data station to produce emulated response signals that are substantially the same as the response signals of the other control means; and means for comparing the emulated response signals and the control signals for producing an error signal in the event of detected erroneous operation.
Claim 6
Dependent Claim
166 words
In a data processing system, including a first data station and a second data station coupled to one another for data communication therebetween, the first and second data stations each having control means operable to generate control signals and to receive response signals from the other of the control means, each of the control means comprising: first state machine means operably coupled to receive the response signals from the other of the control means for sequentially assuming each of a number of digital states and produce therefrom the control signals; emulator state machine means coupled to the logic means to receive the control signals produced by the first state machine means for emulating the other state machine means of the other data station to produce emulated response signals that are substantially the same as the response signals of the other control means; and means for comparing the emulated response signals and the control signals for producing an error signal in the event of detected erroneous operation.
Claim 7
Dependent Claim
143 words
In a digital system, including a first and a second state machine means each operable to sequence through first and second numbers of digital states, respectively, the first state machine means being configured to produce control signals in response to receipt, at least in part, of response signals produced by the second state machine means, apparatus for checking proper operation of the first state machine, the apparatus comprising: third state machine means coupled to receive the control signals and operable to sequence through a plurality of digital states to emulate the second state machine means and to produce emulated response signals that are substantially identical to the response signals produced by the second control signals; and means for comparing the control and the emulated response signals for producing therefrom a error signal when improper operation of the first state machine means is detected.
Claim 8
Dependent Claim
143 words
In a digital system, including a first and a second state machine means each operable to sequence through first and second numbers of digital states, respectively, the first state machine means being configured to produce control signals in response to receipt, at least in part, of response signals produced by the second state machine means, apparatus for checking proper operation of the first state machine, the apparatus comprising: third state machine means coupled to receive the control signals and operable to sequence through a plurality of digital states to emulate the second state machine means and to produce emulated response signals that are substantially identical to the response signals produced by the second control signals; and means for comparing the control and the emulated response signals for producing therefrom a error signal when improper operation of the first state machine means is detected.
Claim 9
Dependent Claim
27 words
The apparatus of claim 4, wherein the plurality of digital states is equal to the second number of digital states assumed by the second state machine means.
Claim 10
Dependent Claim
29 words
The apparatus of claim 5, wherein each digital state assumed by the third state machine means is substantially the same as that assumed by the second state machine means.
Claim 11
Dependent Claim
73 words
The apparatus of claim 4, wherein the first and third state machine means each include a plurality of digital stages, and wherein each digital state assumed by the first and the third state machine means is represented by a one of the digital stages of each of the first and the third state machine means being set to a first digital state, and the remaining digital stages being set to another digital state.
Claim 12
Dependent Claim
14 words
The apparatus of claim 7, wherein the comparing means includes means for detecting parity.
References Cited (Backward Citations)
US3457550A
Cited
US4055801A
Cited
US3812426A
Cited
US4071704A
Cited
US4125763A
Cited
US4139147A
Cited
US4176780A
Cited
US4161276A
Cited
US4317200A
Cited
US4351059A
Cited
US4556976A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-03 | 1993-01-02 | 1993-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-03 | 1997-01-02 | 1997-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-03 | 2001-01-02 | 2001-07-04 | $7700.00 | Window Closed / Lapsed |