Patent US4839868A successfully refreshed from Google Patents.
US4839868A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having sense amplifiers with delayed and stopped drive times
Assignee: Fujitsu Ltd
•
Filing: 1987-09-11
•
Granted: 1989-06-13
•
Expires: 2007-09-11
Abstract
Abstract A semiconductor memory device includes a write data transfer unit; a plurality of groups of sense amplifiers; a plurality of word lines; and a plurality of pairs of bit lines. Each of the pairs of bit lines includes a pair of inside bit lines, extending between the write data transfer unit and each of the sense amplifiers, and a pair of outside bit lines, extending from each of the sense amplifiers to the side opposite the side of the write data transfer unit. A plurality of memory cells is connected between the word lines and the pairs of bit lines, respectively. The drive timing of a selected one of the groups of sense amplifiers, connected to the selected one of pairs of bit lines on which the transfer of the write data is being performed, is delayed when compared with the drive timing of the sense amplifiers connected to the remaining pairs of bit lines on which the transfer of the write data is not being performed. The write data is transferred from the write data transfer unit to a part of the memory cells connected to a selected one of outside bit lines connected to the selected one of the groups of sense amplifiers. Further, it is also possible to stop the drive of the selected one of the groups of sense amplifiers connected to the selected one of pairs of bit lines on which the transfer of the write data is being performed, instead of delaying the drive timing of the selected one of the groups of sense amplifiers.
Inventors
- 👤 Kimiaki Sato
- 👤 Tool Khono
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 08:18
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C7/00; G11C7/18; G11C7/10; G11C7/1075; G11C7/22
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
228 words
A semiconductor memory device comprising: a write data transfer means; a plurality of groups of sense amplifiers; a plurality of word lines; a plurality of pairs of bit lines, each of said pairs of bit lines comprising a pair of inside bit line portions extending between said write data transfer means and each of said sense amplifiers, and a pair of outside bit line portions extending from each of said sense amplifiers in a direction opposite to that of a corresponding pair of inside bit line portions; a plurality of memory cells connected between said word lines and said pairs of bit lines, respectively; and delaying means for delaying a drive timing of a selected one of said groups of sense amplifiers connected to a selected one of said pairs of bit lines on which a transfer of write data is being performed, the drive timing being a delayed drive timing when compared with the drive timing of the sense amplifiers connected to remaining pairs of said bit lines on which the transfer of said write data is not being performed, said delaying means delaying the drive timing when the write data is transferred from said write data transfer means to part of the memory cells connected to a selected one of said outside bit line portions connected to said selected one of said groups of sense amplifiers.
Claim 2
Dependent Claim
228 words
A semiconductor memory device comprising: a write data transfer means; a plurality of groups of sense amplifiers; a plurality of word lines; a plurality of pairs of bit lines, each of said pairs of bit lines comprising a pair of inside bit line portions extending between said write data transfer means and each of said sense amplifiers, and a pair of outside bit line portions extending from each of said sense amplifiers in a direction opposite to that of a corresponding pair of inside bit line portions; a plurality of memory cells connected between said word lines and said pairs of bit lines, respectively; and delaying means for delaying a drive timing of a selected one of said groups of sense amplifiers connected to a selected one of said pairs of bit lines on which a transfer of write data is being performed, the drive timing being a delayed drive timing when compared with the drive timing of the sense amplifiers connected to remaining pairs of said bit lines on which the transfer of said write data is not being performed, said delaying means delaying the drive timing when the write data is transferred from said write data transfer means to part of the memory cells connected to a selected one of said outside bit line portions connected to said selected one of said groups of sense amplifiers.
Claim 3
Dependent Claim
107 words
A semiconductor memory device according to claim 1, wherein said write data is transferred from said write data transfer means to said selected one of said pairs of bit lines connected to said selected one of said groups of sense amplifiers after the drive timing of the sense amplifiers connected to said remaining pairs of bit lines on which the transfer of said write data is not being performed and conversely before the drive timing of said selected one of said groups of sense amplifiers connected to said selected one of said pairs of bit lines on which the transfer of said write data is being performed.
Claim 4
Dependent Claim
160 words
A semiconductor memory device according to claim 1, wherein said delaying means comprises a plurality of drive circuits each driving corresponding one of said groups of sense amplifiers, and a decoder means for selecting one of said drive circuits for driving corresponding one of said groups of sense amplifiers, a selected one of the drive circuits delaying a timing of an output signal for driving said selected one of said groups of sense amplifiers connected to said selected one of said pairs of bit lines on which the transfer of said write data is being performed, said timing being a delayed timing when compared with the timing of the output signal for transferring the write data from said write data transfer means to said selected one of said pairs of bit lines connected to said selected one of said groups of sense amplifiers, the timing being delayed when said one of the drive circuits is selected by said decoder means.
Claim 5
Dependent Claim
81 words
A semiconductor memory device according to claim 1, further comprising: a pair of first transfer gates connected between each pair of said outside bit lines portions and each of said sense amplifiers, said pair of first transfer gates being controlled by a first control signal, and a pair of second transfer gates connected between each of said sense amplifiers and each pair of said inside bit line portions, said pair of second transfer gates being controlled by a second control signal.
Claim 6
Dependent Claim
48 words
A semiconductor memory device according to claim 4, wherein said sense amplifiers connected to said pairs of bit lines on which the transfer of said write data is not being performed, are driven while said pair of second transfer gates are cut OFF by said second control signal.
Claim 7
Dependent Claim
54 words
A semiconductor memory device according to claim 4, wherein said write data is transferred from said write data transfer means to said pairs of inside bit line portions connected to said selected one of said groups of sense amplifiers while said pair of first transfer gates are cut OFF by said first control signal.
Claim 8
Dependent Claim
134 words
A semiconductor memory device according to claim 1, wherein said delaying means also delays the driving timing of said selected one of said groups of sense amplifiers connected to said selected one of said pairs of bit lines on which the transfer of said write data is being performed, said drive timing being a delayed drive timing when compared with the drive timing of the sense amplifiers connected to said remaining pairs of bit lines on which the transfer of said write data is not being performed, said delaying means delaying the driving timing even when the write data is transferred from said write data transfer means to a part of memory cells connected to a selected one of inside bit line portions connected to said selected one of said groups of sense amplifiers.
Claim 9
Dependent Claim
18 words
A semiconductor memory device according to claim 1, wherein said write data transfer means is a shift register.
Claim 10
Dependent Claim
189 words
A semiconductor memory device comprising: a write data transfer means; a plurality of groups of sense amplifiers; a plurality of word lines; a plurality of pairs of bit lines, each of said pairs of bit lines comprising a pair of inside bit line portions extending between said write data transfer means and each of said sense amplifiers, and a pair of outside bit line portions extending from each of said sense amplifiers in a direction opposite to that of a corresponding pair of inside bit line portions; a plurality of memory cells connected between said word lines and said pairs of bit lines, respectively; and drive stopping means for stopping a drive of a selected one of said groups of sense amplifiers connected to a selected one of said pairs of bit lines on which a transfer of write data is being performed, the drive stopping means stopping the drive when the write data is transferred from said write data transfer means to a part of the memory cells connected to a selected one of said bit lines connected to said selected one of said groups of sense amplifiers.
Claim 11
Dependent Claim
189 words
A semiconductor memory device comprising: a write data transfer means; a plurality of groups of sense amplifiers; a plurality of word lines; a plurality of pairs of bit lines, each of said pairs of bit lines comprising a pair of inside bit line portions extending between said write data transfer means and each of said sense amplifiers, and a pair of outside bit line portions extending from each of said sense amplifiers in a direction opposite to that of a corresponding pair of inside bit line portions; a plurality of memory cells connected between said word lines and said pairs of bit lines, respectively; and drive stopping means for stopping a drive of a selected one of said groups of sense amplifiers connected to a selected one of said pairs of bit lines on which a transfer of write data is being performed, the drive stopping means stopping the drive when the write data is transferred from said write data transfer means to a part of the memory cells connected to a selected one of said bit lines connected to said selected one of said groups of sense amplifiers.
Claim 12
Dependent Claim
81 words
A semiconductor memory device according to claim 9, further comprising: a pair of first transfer gates connected between each pair of said outside bit line portions and each of said sense amplifiers, said pair of first transfer gates being controlled by a first control signal, and a pair of second transfer gates connected between each of said sense amplifiers and each pair of said inside bit line portions, said pair of second transfer gates being controlled by a second control signal.
Claim 13
Dependent Claim
48 words
A semiconductor memory device according to claim 10, wherein said sense amplifier, connected to said pairs of bit lines on which the transfer of said write data is not being performed, are driven while said pair of second transfer gates are cut OFF by said second control signal.
Claim 14
Dependent Claim
54 words
A semiconductor memory device according to claim 10, wherein said write data is transferred from said write data transfer means to said pairs of inside bit line portions connected to said selected one of said groups of sense amplifiers while said pair of first transfer gates are cut OFF by said first control signal.
Claim 15
Dependent Claim
18 words
A semiconductor memory device according to claim 9, wherein said write data transfer means is a shift register.
References Cited (Backward Citations)
US4460998A
Cited
US4511997A
Cited
US4546457A
Cited
GB2127246A
Cited
JPS59101095A
Cited
US4596001A
Cited
EP0166642A2
Cited
US4730280A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-06-12 | 1992-12-12 | 1993-06-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-06-12 | 1996-12-12 | 1997-06-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-06-12 | 2000-12-12 | 2001-06-13 | $7700.00 | Window Closed / Lapsed |