Patent US4833424A successfully refreshed from Google Patents.
US4833424A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Linear amplifier with transient current boost
Assignee: Elantec Semiconductor LLC
•
Filing: 1988-04-04
•
Granted: 1989-05-23
•
Expires: 2008-04-04
Abstract
Abstract An improved linear amplifier circuit includes current mirror circuits that are cross connected in the collector circuits of input transistors for supplying proportional current to circuit nodes from which signal is derived for controlling the output stages. The states for supplying boost current to the circuit nodes are stabilized in quiescent condition to avoid delays commonly associated with the turning on of a non-conducting stage.
Inventors
- 👤 John W. Wright
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 20:05
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/30; H03F3/3069; H03F3/3076; H03F3/3077; H03F1/00; H03F1/32; H03F1/3217; H03F2203/00; H03F2203/30; H03F2203/30078; H03F2203/30111
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
138 words
An amplifier circuit comprising: an output stage including a pair of complementary conductivity type transistors connected in common collector configuration with the emitters thereof connected in common to an output; a pair of current mirror circuits, each having a controlling current port and having an output current port coupled to a circuit node; an input stage including a pair of complementary conductivity type transistors having bases connected in common to receive applied signal and having emitters connected to the bases of respective ones of the transistors in the output stage and having collectors cross connected to the controlling current port of respective ones of the current mirror circuits; and unity gain stages coupled to the bases of the transistors in the output stages for supplying thereto signals representative of the signal on respective ones of the circuit nodes.
Claim 2
Dependent Claim
138 words
An amplifier circuit comprising: an output stage including a pair of complementary conductivity type transistors connected in common collector configuration with the emitters thereof connected in common to an output; a pair of current mirror circuits, each having a controlling current port and having an output current port coupled to a circuit node; an input stage including a pair of complementary conductivity type transistors having bases connected in common to receive applied signal and having emitters connected to the bases of respective ones of the transistors in the output stage and having collectors cross connected to the controlling current port of respective ones of the current mirror circuits; and unity gain stages coupled to the bases of the transistors in the output stages for supplying thereto signals representative of the signal on respective ones of the circuit nodes.
Claim 3
Dependent Claim
52 words
An amplifier as in claim 1 comprising: an auxiliary input stage including a pair of complementary conductivity type transistors connected in common collector configuration with a base connected to receive applied signal; and means connecting the emitters of the transistors in the auxiliary input stage to respective ones of the circuit nodes.
Claim 4
Dependent Claim
82 words
An amplifier as in claim 2 wherein said unity gain stages each includes a transistor of conductivity type opposite the conductivity type of transistor in the input stage, and connected in common collector configuration with base connected to the respective circuit node; resistor means coupling the emitters of respective ones of the transistors in the auxiliary input stage for supplying voltage drop thereacross to establish conduction of quiescent current through the transistors in the unity gain stages and in the input stage.
References Cited (Backward Citations)
US3434069A
Cited
US3668543A
Cited
US3638132A
Cited
US3493881A
Cited
US3868583A
Cited
US3769605A
Cited
US4157493A
Cited
US4147944A
Cited
US4433305A
Cited
US4481481A
Cited
US4570128A
Cited
US4701720A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-05-22 | 1992-11-21 | 1993-05-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-05-22 | 1996-11-21 | 1997-05-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-05-22 | 2000-11-21 | 2001-05-23 | $7700.00 | Window Closed / Lapsed |