Patent US4829240A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4829240A Expired / Lapsed US ⏱️ 0.0 years remaining

Secondary electron measuring circuit

Assignee: Toshiba Corp
•
Filing: 1987-11-03
•
Granted: 1989-05-09
•
Expires: 2007-11-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A secondary electron measuring circuit includes a secondary electron detector for detecting secondary electron pulses sequentially emitted from the measurement point in a semiconductor circuit chip, a peak holding circuit for holding the peak level of each output pulse from the secondary electron detector and an analog/digital converter for converting an output signal of the peak hold circuit into a digital signal. It further includes a correction coefficient generator for generating as output data a correction coefficient indicating the degree of the local field effect which is determined based on the potential distribution in an area including the measurement point and a digital multiplier for deriving the product of output data of the analog/digital converter and output data of the correction coefficient generator.

Inventors

  • 👤 Shuji Kitaoka

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 22:55
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/302; G01R31/305

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 186 words
A secondary electron measuring circuit for measuring secondary electron pulses sequentially emitted from a measurement point in a semiconductor circuit chip to which an electron beam is applied or irradiated, comprising: secondary electron detecting means for detecting said secondary electron pulses sequentially emitted from said measurement point in said semiconductor circuit chip and for generating an output pulse corresponding to each of said electron pulses detected; peak holding means for holding the peak level of each of said output pulses from said secondary electron detecting means and for generating an output signal corresponding to each of said output pulses from said secondary electron detecting means; analog/digital converting means for converting each of said output signals from said peak holding means into a digital signal; correction coefficient generating means for generating a correction coefficient signal indicating the degree of the local field effect corresponding to the potential distribution in an area including said measurement point; and multiplier means for generating an output signal corresponding to the product of the digital signal from said analog/digital converting means and the correction coefficient signal from said correction coefficient generating means.
Claim 2
Dependent Claim 186 words
A secondary electron measuring circuit for measuring secondary electron pulses sequentially emitted from a measurement point in a semiconductor circuit chip to which an electron beam is applied or irradiated, comprising: secondary electron detecting means for detecting said secondary electron pulses sequentially emitted from said measurement point in said semiconductor circuit chip and for generating an output pulse corresponding to each of said electron pulses detected; peak holding means for holding the peak level of each of said output pulses from said secondary electron detecting means and for generating an output signal corresponding to each of said output pulses from said secondary electron detecting means; analog/digital converting means for converting each of said output signals from said peak holding means into a digital signal; correction coefficient generating means for generating a correction coefficient signal indicating the degree of the local field effect corresponding to the potential distribution in an area including said measurement point; and multiplier means for generating an output signal corresponding to the product of the digital signal from said analog/digital converting means and the correction coefficient signal from said correction coefficient generating means.
Claim 3
Dependent Claim 97 words
A secondary electron measuring circuit according to claim 1, wherein said correction coefficient generating means includes a beam current detector for detecting an amount of variation in a primary beam current applied to said measurement point and for generating a signal corresponding to said primary beam current variation, and a correction coefficient generator having set therein a correction coefficient indicating the degree of the local field effect determined according to the potential distribution in the area including said measurement point, said correction coefficient being corrected according to said current variation signal generated from said beam current detector.
Claim 4
Dependent Claim 58 words
A secondary electron measuring circuit according to claim 2, wherein said multiplier means is a digital multiplier with an adding function for sequentially deriving the products of the digital signals from said analog/digital converting means and the correction coefficient signals from said correction coefficient generating means and accumulatively adding the multiplication results by a present number of times.
Claim 5
Dependent Claim 48 words
A secondary electron measuring circuit according to claim 3, wherein said secondary electron detecting means includes a secondary electron detector for detecting secondary electron pulses sequentially emitted from the measurement point in the semiconductor circuit chip and an amplifier for amplifying output pulses from said secondary electron detector.
Claim 6
Dependent Claim 18 words
A secondary electron measuring circuit according to claim 4, wherein said secondary electron detector comprises a photo multiplier.
Claim 7
Dependent Claim 19 words
A secondary electron measuring circuit according to claim 5, wherein said semiconductor circuit chip is an LSI circuit chip.

References Cited (Backward Citations)

US4413181A Cited
US4692690A Cited
US4675602A Cited
US4704576A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-05-08 1992-11-07 1993-05-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-05-08 1996-11-07 1997-05-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-05-08 2000-11-07 2001-05-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag