US4829199A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Driver circuit providing load and time adaptive current
Assignee: MagnaChip Semiconductor Ltd
•
Filing: 1987-07-13
•
Granted: 1989-05-09
•
Expires: 2007-07-13
Abstract
Abstract A CMOS inverter driver circuit for powering an integrated circuit output pad or the like, capable of adapting by feedback detection to varying capacitive load conditions, and providing incrementally delayed current increases to avoid power supply and ground path spikes. In one configuration, a CMOS inventer is connected to an output pad, which output pad is further common to one or more pairs of complementary supplemental driver transistor stages. The supplemental driver stages are enabled by OR and AND local blocks responsive to the combinations of the input signal level and the output pad signal level. The supplemental driver stages are thereby enabled only during transient periods, when the output pad signal level is capacitively loaded and thereby held to a previous input state. Successive logic/delay stages between supplemental driver stages smoothes the composite output current waveform.
Inventors
- 👤 James S. Prater
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 06:03
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/1057; H; H03; H03K; H03K17/00; H03K17/16; H03K17/161; H03K17/165; H03K17/166; H03K17/167; H03K17/51; H03K17/56; H03K17/687; H03K17/6871; H03K17/6872
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
119 words
A composite driver circuit having load and time adaptable current output, comprising: a first inverter driver circuit having an input node and an output node; a pair, pull-up and pull-down, of complementary transistors, having respective input lines serially connected between a high voltage and a low voltage, with the common intermediate connection of the transistors connected to the output node of the first inverter; first OR gate connected to sense the voltages on the first inverter input and output nodes and to provide an output disabling the pull-up transistor when active; and first AND gate connected to sense the voltages on the first inverter input and output nodes and to provide an output enabling the pull-down transistor when active.
Claim 2
Dependent Claim
119 words
A composite driver circuit having load and time adaptable current output, comprising: a first inverter driver circuit having an input node and an output node; a pair, pull-up and pull-down, of complementary transistors, having respective input lines serially connected between a high voltage and a low voltage, with the common intermediate connection of the transistors connected to the output node of the first inverter; first OR gate connected to sense the voltages on the first inverter input and output nodes and to provide an output disabling the pull-up transistor when active; and first AND gate connected to sense the voltages on the first inverter input and output nodes and to provide an output enabling the pull-down transistor when active.
Claim 3
Dependent Claim
88 words
The apparatus recited in claim 1, further comprising: a second pair, pull-up and pull-down, of complementary transistors, serially connected between high and low supply voltage, having respective input lines and joined at a common intermediate connection in common with the output node of the first inverter circuit; first delay means connected between the input line of the second pull-up transistor and the output of the OR gate; and second delay means connected between the input line of the second pull-down transistor and the output of the AND gate.
Claim 4
Dependent Claim
40 words
The apparatus recited in claim 2 wherein the first inverter driver circuit is comprised of a pair of complementary field effect transistors connected across a voltage supply with the common connection of the gate electrodes to the input thereof node.
Claim 5
Dependent Claim
35 words
The apparatus recited in claim 2, wherein the complementary transistors include bipolar transistors conductively connected in series across a power supply and having the base electrodes connected to be responsive to the respective input signals.
Claim 6
Dependent Claim
28 words
The apparatus recited in claim 2, wherein the second pair of complementary transistors, and the first and second delay means, are replicated in like succession in multiple stages.
References Cited (Backward Citations)
US3879619A
Cited
US4103188A
Cited
US4408135A
Cited
US4437024A
Cited
US4719369A
Cited
US4779013A
Cited
US4638187A
Cited
US4638187B1
Cited
US4783601A
Cited
US4725747A
Cited
US4731553A
Cited
US4785201A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-05-08 | 1992-11-07 | 1993-05-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-05-08 | 1996-11-07 | 1997-05-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-05-08 | 2000-11-07 | 2001-05-09 | $7700.00 | Window Closed / Lapsed |