← Back to Patent Explorer
US4827478A Expired / Lapsed US ⏱️ 0.0 years remaining

Data integrity checking with fault tolerance

Assignee: Hewlett Packard Development Co LP
•
Filing: 1987-11-30
•
Granted: 1989-05-02
•
Expires: 2007-11-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Fault tolerant apparatus for generating error correcting code and, simultaneous therewith, checking the correctness of the generation, for blocks of data with which the error correcting code is associated and transmitted to a storage medium. The apparatus includes a pair of programmable control devices configured to selectively operate in one of two modes: A first mode in which data being transferred to the storage medium is monitored for generation of an error correcting code to be associated and stored with each data block, and a second mode in which the data being transferred is monitored for detecting errors that may be contained in the data. During data transmission to the storage device, one of the control devices operates in the first mode, while the other control device operates in the second mode to check operation of the first device. When data is retrieved from the storage device, both control devices operate in the second mode to check the correctness of the data being transferred, and the operability of each other.

Inventors

  • 👤 Wing M. Chan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 12:59
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/18; G11B20/1833; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/16

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 170 words
In controller means operable to transfer data to and from a data storage means of the type configured to accessibly retain data in the form of a plurality of data blocks, each of the data blocks having associated therewith an error correcting code, fault tolerant apparatus for creating the error correcting code, the apparatus comprising: first and second control means each operable in a first mode to monitor the transferred data to generate therefrom and associate with each data block the error correcting code and in a second mode to monitor the transferred data and check the correctness of the error correcting code of each data block transferred between the controller means and the data storage means; and circuit means coupled to the first and second means and operable, when data is transferred to the data storage means, to cause the first means to operate in the first mode and, simultaneously, to cause the second means to operate in the second mode to check operation of the first control means.
Claim 2
Dependent Claim 170 words
In controller means operable to transfer data to and from a data storage means of the type configured to accessibly retain data in the form of a plurality of data blocks, each of the data blocks having associated therewith an error correcting code, fault tolerant apparatus for creating the error correcting code, the apparatus comprising: first and second control means each operable in a first mode to monitor the transferred data to generate therefrom and associate with each data block the error correcting code and in a second mode to monitor the transferred data and check the correctness of the error correcting code of each data block transferred between the controller means and the data storage means; and circuit means coupled to the first and second means and operable, when data is transferred to the data storage means, to cause the first means to operate in the first mode and, simultaneously, to cause the second means to operate in the second mode to check operation of the first control means.
Claim 3
Dependent Claim 62 words
The apparatus of claim 1, wherein the circuit means includes means for selectively and alternately causing the second means to operate in place of the first means to operate in the first mode and, simultaneously, to cause the first means to operate in place of the second means to operate in the second mode to check operation of the first control means.
Claim 4
Dependent Claim 18 words
The apparatus of claim 2, wherein the first and second means are each identically structured state machine means.
Claim 5
Dependent Claim 12 words
The apparatus of claim 3, wherein the circuit means include processor means.
Claim 6
Dependent Claim 36 words
The apparatus of claim 4, wherein the first and second control means each include register means coupled to receive control data from the processor means to select operation of the first and second state machine means.
Claim 7
Dependent Claim 172 words
In controller means operable to transfer data to and from a data storage means of the type configured to accessibly retain data in the form of a plurality of data blocks, each of the data blocks having associated therewith an error correcting code, a method of creating the error correcting code and checking proper operation of said creation, the method comprising the steps of: providing first and second control means each operable in a first mode to monitor the transferred data to generate therefrom and associate with each data block the error correcting code and in a second mode to monitor the transferred data and check the correctness of the error correcting code of each data block transferred between the controller means and the data storage means; and operating the first control means, when data is transferred to the data storage means, in the first mode; and simultaneous with operation of the first control means, operating the second control means in the second mode to check operation of the first control means.
Claim 8
Dependent Claim 172 words
In controller means operable to transfer data to and from a data storage means of the type configured to accessibly retain data in the form of a plurality of data blocks, each of the data blocks having associated therewith an error correcting code, a method of creating the error correcting code and checking proper operation of said creation, the method comprising the steps of: providing first and second control means each operable in a first mode to monitor the transferred data to generate therefrom and associate with each data block the error correcting code and in a second mode to monitor the transferred data and check the correctness of the error correcting code of each data block transferred between the controller means and the data storage means; and operating the first control means, when data is transferred to the data storage means, in the first mode; and simultaneous with operation of the first control means, operating the second control means in the second mode to check operation of the first control means.
Claim 9
Dependent Claim 30 words
The method of claim 6, including the step of: operating the first and second control means in the second mode when data is being transferred form the data storage means.

References Cited (Backward Citations)

US4371930A Cited
US4359771A Cited
US4358848A Cited
US4493081A Cited
US4689792A Cited
US4763332A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-05-01 1992-10-31 1993-05-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-05-01 1996-10-31 1997-05-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-05-01 2000-10-31 2001-05-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag