Patent US4825352A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4825352A Expired / Lapsed US ⏱️ 0.0 years remaining

Process control system and method thereof

Assignee: Hitachi Ltd
•
Filing: 1987-03-23
•
Granted: 1989-04-25
•
Expires: 2007-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process control system has a timer circuit which fixes operational periods by issuing an instruction for starting each of a plurality of time periods in such a manner that the computation of control blocks will occur during periods of fixed duration. A periodic operation selection circuit selects control blocks to be computed within each time period in response to an instruction from the timer circuit. Control blocks selected by the periodic operation selection circuit and an instruction for completion of the computation of control blocks for each time period are stacked in an operation instruction circuit, which issues an instruction for consecutively executing the operation of the control blocks and an instruction for effecting an idle operation after completion of the operation of control blocks for each time period. When an instruction for starting an ensuing time period is issued from the timer circuit at a time when computation of a control block has not been completed within a predetermined time period, an operation completion determining circuit issues an instruction for starting the computation of the ensuing time period beginning with computation of the remaining control blocks in the predetermined time period and an instruction for stacking control blocks in the ensuing time period in the operation instruction circuit by means of the periodic operation selection circuit.

Inventors

  • 👤 Tadahiko Iijima
  • 👤 Takumi Kawai
  • 👤 Yasuhiro Tennichi
  • 👤 Sadao Yanada

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 19:16
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/48; G06F9/4806; G06F9/4812; G06F9/4825; F; F01; F01K; F01K13/00; F01K13/02; G05; G05B; G05B15/00; G05B15/02

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 250 words
A process control system for controlling a process in a series of control blocks, said process control system comprising: timer circuit means for issuing an instruction for starting each of a plurality of time periods permitting the computation of control blocks to occur in time periods of fixed duration; periodic operation selection circuit means for selecting control blocks to be computed within each time period in response to a starting instruction from said timer circuit; operation instruction circuit means for stacking control blocks selected by said periodic operation selection circuit means and an instruction for completion of the computation of control blocks and for effecting an idle operation for each time period and for issuing an instruction for consecutively executing the operation of the control blocks and an instruction for performing an idle operation after completion of the operation of the control blocks for each time period; and operation completion determining circuit means, responsive to an instruction from said timer circuit means to start an ensuing time period at a time when computation of control blocks has not been completed within a predetermined time period, for cancelling the instruction for completion of the predetermined time period and for issuing an instruction to start the computation of ensuing time period, beginning with the computation of the remaining control blocks in the predetermined time period, and an instruction for causing said periodic operation selection circuit means to stack the control blocks of the ensuing time period in said operation instruction circuit means.
Claim 2
Dependent Claim 250 words
A process control system for controlling a process in a series of control blocks, said process control system comprising: timer circuit means for issuing an instruction for starting each of a plurality of time periods permitting the computation of control blocks to occur in time periods of fixed duration; periodic operation selection circuit means for selecting control blocks to be computed within each time period in response to a starting instruction from said timer circuit; operation instruction circuit means for stacking control blocks selected by said periodic operation selection circuit means and an instruction for completion of the computation of control blocks and for effecting an idle operation for each time period and for issuing an instruction for consecutively executing the operation of the control blocks and an instruction for performing an idle operation after completion of the operation of the control blocks for each time period; and operation completion determining circuit means, responsive to an instruction from said timer circuit means to start an ensuing time period at a time when computation of control blocks has not been completed within a predetermined time period, for cancelling the instruction for completion of the predetermined time period and for issuing an instruction to start the computation of ensuing time period, beginning with the computation of the remaining control blocks in the predetermined time period, and an instruction for causing said periodic operation selection circuit means to stack the control blocks of the ensuing time period in said operation instruction circuit means.
Claim 3
Dependent Claim 80 words
A process control system according to claim 1, adapted for controlling a steam turbine in an electric powser plant, said system further comprising means for receiving signals indicative of the steam pressure and the rotational speed of the steam turbine and indicative of the output of a generator; and means responsive to the indicated steam pressure and turbine speed for generating an output signal for adjusting the opening of a valve means to control steam flow in the steam turbine.
Claim 4
Dependent Claim 63 words
A process control system according to claim 2, wherein said periodic operation selection circuit means selects control blocks including a steam turbine speed-load control block, a steam pressure control block, a turbine bypass valve flowrate control block, a control block for controlling the opening of a steam control valve and an intermediate steam stop valve, and a turbine bypass valve opening control block.
Claim 5
Independent Claim 191 words
A method of controlling a process in a series of control blocks, said method comprising the steps of: instructing the starting of each of a plurality of time periods in such a manner that the computation of control blocks occurs in time periods of fixed duration; selecting control blocks to be computed within each time period in response to the starting instruction; stacking selected control blocks and an instruction for completion of each time period; issuing instructons for consecutively executing the operation of the control blocks and an instruction for performing an idle operation after completion of the operation of the control blocks for each time period; and in response to an instruction to start an ensuing time period at a time when computation of control blocks has not been completed within a predetermined time period, cancelling the instruction for completion of the predetermined time period and issuing an instruction to start the computation of the ensuing time period, beginning with the computation of the remaining control blocks in the predetermined time period and control blocks of the ensuing time period without performing an idle operation in the predetermined time period.
Claim 6
Independent Claim 191 words
A method of controlling a process in a series of control blocks, said method comprising the steps of: instructing the starting of each of a plurality of time periods in such a manner that the computation of control blocks occurs in time periods of fixed duration; selecting control blocks to be computed within each time period in response to the starting instruction; stacking selected control blocks and an instruction for completion of each time period; issuing instructons for consecutively executing the operation of the control blocks and an instruction for performing an idle operation after completion of the operation of the control blocks for each time period; and in response to an instruction to start an ensuing time period at a time when computation of control blocks has not been completed within a predetermined time period, cancelling the instruction for completion of the predetermined time period and issuing an instruction to start the computation of the ensuing time period, beginning with the computation of the remaining control blocks in the predetermined time period and control blocks of the ensuing time period without performing an idle operation in the predetermined time period.

References Cited (Backward Citations)

US4687946A Cited
US4129901A Cited
JPS5498480A Cited
US4310877A Cited
US4500951A Cited
US4500950A Cited
US4459259A Cited
JPS5965301A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-04-24 1992-10-24 1993-04-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-04-24 1996-10-24 1997-04-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-04-24 2000-10-24 2001-04-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag