Patent US4821232A successfully refreshed from Google Patents.
US4821232A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having data bus reset circuit
Assignee: Fujitsu VLSI Ltd
•
Filing: 1987-09-16
•
Granted: 1989-04-11
•
Expires: 2007-09-16
Abstract
Abstract A semiconductor memory device comprises a memory cell array comprising a plurality of memory cells arranged in a matrix arrangement, a sense amplifier, operatively connected to the memory cell array, amplifying a signal read out from one of the memory cells and having a pair of output terminals for outputting a complementary signal, a pair of data buses for transferring the complementary signal, a transfer gate for connecting the pair of output terminals to the pair of data buses responsive to a read operation, a data output buffer connected to the pair of data buses for outputting an output signal, and a reset circuit for resetting the pair of data buses to a predetermined voltage before each read operation responsive to a reset clock signal. The reset circuit comprises a first circuit connected to the pair of data buses for connecting the pair of data buses to a common node responsive to the reset clock signal, and a second circuit connected between the common node and a ground voltage for shifting a potential at the common node to a voltage which is the predetermined voltage greater than the ground voltage.
Inventors
- 👤 Masao Nakano
- 👤 Tsuyoshi Ohira
- 👤 Hirohiko Mochizuki
- 👤 Yukinori Kodama
- 👤 Hidenori Nomura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 09:04
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C7/00; G11C7/20; G11C7/10; G11C7/1048
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
190 words
A semiconductor memory device comprising: a memory cell array comprising a plurality of memory cells arranged in a matrix arrangement; a sense amplifier, operatively connected to said memory cell array, amplifying a signal read out from one of said memory cells and having a pair of output terminals for outputting a complementary signal; a pair of data buses for transferring the complementary signal; a transfer gate for connecting said pair of output terminals to said pair of data buses responsive to a read operation; a data output buffer connected to said pair of data buses for outputting an output signal; and a reset circuit for resetting said pair of data buses to a predetermined voltage before each read operation responsive to a reset clock signal, said reset circuit comprising a first circuit connected to said pair of data buses for connecting said pair of data buses to a common node responsive to said reset clock signal, and a second circuit connected between said common node and a ground voltage for shifting a potential at said common node to a voltage which is said predetermined voltage greater than said ground voltage.
Claim 2
Dependent Claim
190 words
A semiconductor memory device comprising: a memory cell array comprising a plurality of memory cells arranged in a matrix arrangement; a sense amplifier, operatively connected to said memory cell array, amplifying a signal read out from one of said memory cells and having a pair of output terminals for outputting a complementary signal; a pair of data buses for transferring the complementary signal; a transfer gate for connecting said pair of output terminals to said pair of data buses responsive to a read operation; a data output buffer connected to said pair of data buses for outputting an output signal; and a reset circuit for resetting said pair of data buses to a predetermined voltage before each read operation responsive to a reset clock signal, said reset circuit comprising a first circuit connected to said pair of data buses for connecting said pair of data buses to a common node responsive to said reset clock signal, and a second circuit connected between said common node and a ground voltage for shifting a potential at said common node to a voltage which is said predetermined voltage greater than said ground voltage.
Claim 3
Dependent Claim
113 words
A semiconductor memory device as claimed in claim 1 in which said first circuit comprises a first transistor connected between one of said pair of data buses and said common node and a second transistor connected between the other of said pair of data buses and said common node, said first and second transistors being controlled of ON/OFF states thereof responsive to said reset clock signal, and said second circuit comprises a third transistor connected between said common node and said ground voltage, said third transistor being controlled of ON/OFF state thereof responsive to the potential at said common node, said predetermined voltage being determined by a threshold voltage of said third transistor.
Claim 4
Dependent Claim
141 words
A semiconductor memory device as claimed in claim 1 in which said first circuit comprises a first transistor connected between one of said pair of data buses and said common node and a second transistor connected between the other of said pair of data buses and said common node, said first and second transistors being controlled of ON/OFF states thereof responsive to said reset clock signal, and said second circuit comprises third and fourth transistors connected in series between said common node and said ground voltage, said third transistor being controlled of ON/OFF state thereof responsive to the potential at said common node, said fourth transistor being controlled of ON/OFF state thereof responsive to a potential at a node between said third and fourth transistors, said predetermined voltage being determined by sum of threshold voltages of said third and fourth transistors.
Claim 5
Dependent Claim
69 words
A semiconductor memory device as claimed in claim 1 in which said transfer gate connects said pair of output terminals to said pair of data buses responsive to a clock signal, said predetermined voltage being determined so that a maximum level of a noise which mixes into said clock signal is less than a sum of said predetermined voltage and a threshold voltage of transistors constituting said transfer gate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-04-10 | 1992-10-10 | 1993-04-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-04-10 | 1996-10-10 | 1997-04-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-04-10 | 2000-10-10 | 2001-04-11 | $7700.00 | Window Closed / Lapsed |