Patent US4814640A successfully refreshed from Google Patents.
US4814640A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electrically trimmable semiconductor device
Assignee: Ricoh Co Ltd
•
Filing: 1987-02-25
•
Granted: 1989-03-21
•
Expires: 2007-02-25
Abstract
Abstract A trimmable semiconductor device includes a plurality of capacitors or resistors, each of which has a predetermined value, and a plurality of programmable switches each of which is operatively associated with the corresponding one of the plurality of capacitors or resistors. All of the capacitors or resistors and the programmable switches are fabricated internally and thus on the same chip or substrate. Thus, when the plurality of programmable switches are selectively programmed, the corresponding ones of the plurality of capacitors or resistors are selected and thus connected to a circuit formed on the substrate, thereby carrying out required adjustments electrically.
Inventors
- 👤 Shigeru Miyake
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:43
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/03; H03K3/0307; G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/468; H03J; H03J2200/00; H03J2200/10
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
146 words
A semiconductor device comprising: a substrate having a circuit formed thereon; a plurality of capacitors formed on said substrate, each of said plurality of capacitors having a predetermined capacitance, said capacitors arranged in parallel in the form of an array and the capacitances of said capacitors being binary weighted; a plurality of first switches each of which is formed on said substrate and is connected in series between said circuit and a corresponding one of said plurality of capacitors; and a plurality of second switches each of which is formed on said substrate and is operatively coupled to a corresponding one of said plurality of first switches and can be in one of a first and a second state, wherein an on/off state of each of said plurality of first switches is controlled by the state of a corresponding one of said plurality of second switches.
Claim 2
Dependent Claim
146 words
A semiconductor device comprising: a substrate having a circuit formed thereon; a plurality of capacitors formed on said substrate, each of said plurality of capacitors having a predetermined capacitance, said capacitors arranged in parallel in the form of an array and the capacitances of said capacitors being binary weighted; a plurality of first switches each of which is formed on said substrate and is connected in series between said circuit and a corresponding one of said plurality of capacitors; and a plurality of second switches each of which is formed on said substrate and is operatively coupled to a corresponding one of said plurality of first switches and can be in one of a first and a second state, wherein an on/off state of each of said plurality of first switches is controlled by the state of a corresponding one of said plurality of second switches.
Claim 3
Dependent Claim
12 words
The device of claim 1, wherein said first switches are analog switches.
Claim 4
Dependent Claim
12 words
The device of claim 1, wherein said second switches are programmable switches.
Claim 5
Dependent Claim
12 words
The device of claim 1, wherein said second switches are reprogrammable switches.
Claim 6
Dependent Claim
61 words
The device of claim 1 further comprising a first terminal and a second terminal provided on said substrate, wherein said circuit includes an inverter having its input connected to said first terminal and its output connected to said second terminal, a resistor connected in parallel with said inverter and an additional capacitor connected between said second terminal and a reference potential.
References Cited (Backward Citations)
US3652960A
Cited
US3803828A
Cited
US4016483A
Cited
US4179671A
Cited
US4216451A
Cited
US4308467A
Cited
US4424456A
Cited
US4532607A
Cited
US4449118A
Cited
US4639615A
Cited
US4707620A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-20 | 1992-09-19 | 1993-03-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-20 | 1996-09-19 | 1997-03-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-20 | 2000-09-19 | 2001-03-21 | $7700.00 | Window Closed / Lapsed |