Patent US4811206A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4811206A Expired / Lapsed US ⏱️ 0.0 years remaining

Data processing system with overlapped address translation and address computation

Assignee: International Business Machines Corp
•
Filing: 1986-01-16
•
Granted: 1989-03-07
•
Expires: 2006-01-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of operating a data processing system using virtual memory in which virtual memory addresses are formed by a base register value and a displacement value and are mapped to real memory addresses includes the steps of adding the base register value content and the displacement value, and simultaneously with the adding operation, performing a translation of the base register value to produce a virtual address corresponding to the base register value.

Inventors

  • 👤 William M. Johnson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 15:18
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 165 words
A method of operating a data processing system having a real memory and using virtual memory in which virtual memory addresses are formed by a base register value and a displacement value and are mapped to real memory addresses, said method comprising the steps of adding said base register value and said displacement value to form a virtual address having a plurality of bits therein, supplying a first specified number of the high order bits of said virtual address representing the virtual page number of said virtual address to address translation means to generate a translated real page address in said real memory; and simultaneously with translating said first specified number of high order bits in said address translation means, supplying a second specified number of the low order bits of said virtual address representing the page index portion of said virtual address to address computation means to generate the real page index in said real memory simultaneously with generation of said real page address.
Claim 2
Independent Claim 165 words
A method of operating a data processing system having a real memory and using virtual memory in which virtual memory addresses are formed by a base register value and a displacement value and are mapped to real memory addresses, said method comprising the steps of adding said base register value and said displacement value to form a virtual address having a plurality of bits therein, supplying a first specified number of the high order bits of said virtual address representing the virtual page number of said virtual address to address translation means to generate a translated real page address in said real memory; and simultaneously with translating said first specified number of high order bits in said address translation means, supplying a second specified number of the low order bits of said virtual address representing the page index portion of said virtual address to address computation means to generate the real page index in said real memory simultaneously with generation of said real page address.
Claim 3
Dependent Claim 38 words
A method in accordance with claim 1 in which said virtual memory address is a digital address having a plurality of bits therein, said base register value corresponding to the high order bits in said virtual memory address.
Claim 4
Dependent Claim 25 words
A method in accordance with claim 2 in which said virtual memory address includes a virtual page number portion and a virtual page index portion.
Claim 5
Dependent Claim 21 words
A method in accordance with claim 3 in which said virtual page number portion is represented by said high order bits.
Claim 6
Dependent Claim 30 words
A method in accordance with claim 3 in which said page index portion of said virtual memory address is represented by the low order bits in said virtual memory address.
Claim 7
Dependent Claim 25 words
A method in accordance with claim 3 in which said real memory address has a real page number portion and a real page index portion.
Claim 8
Dependent Claim 26 words
A method in accordance with claim 6 in which said real page number portion corresponds to said virtual page number portion of said virtual memory address.
Claim 9
Dependent Claim 31 words
A method in accordance with claim 6 in which said real page index portion of said real memory address corresponds to said virtual page index portion of said virtual memory address.

References Cited (Backward Citations)

US3949378A Cited
US4128875A Cited
US4466056A Cited
US4695950A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-03-06 1992-09-05 1993-03-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-03-06 1996-09-05 1997-03-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-03-06 2000-09-05 2001-03-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag