US4804871A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bit-line isolated, CMOS sense amplifier
Assignee: Advanced Micro Devices Inc
•
Filing: 1987-07-28
•
Granted: 1989-02-14
•
Expires: 2007-07-28
Abstract
Abstract A sense amplifier includes a pair of decoupling transistors (P4, P5) for isolating the sense nodes (X, Y) from the bit lines (B, B) during the assertion of a sense signal, thereby eliminating the occurrence of current spikes and increasing its gain.
Inventors
- 👤 Donald M. Walters, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:29
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/12; G11C7/06; G11C7/065
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
341 words
A sense amplifier coupled to a pair of bit lines for sensing and amplifying a voltage differential between the pair of bit lines, comprising: a first N-channel transistor (N5) having a drain electrode connected to a first sense node (X), a gate electrode connected to a second sense node (Y), and a source electrode; a second N-channel transistor (N6) having a drain electrode connected to the second sense node (Y), a gate electrode connected to the first sense node (X), and a source electrode connected to the source electrode of the first N-channel transistor (N5); a first P-channel transistor (P6) having a source electrode connected to a supply potential (VCC), a gate electrode connected to the second sense node (Y), and a drain electrode connected to the first sense node (X); a second P-channel transistor (P7) having a source electrode connected to the supply potential (VCC), a gate electrode connected to the first sense node (X), and a drain electrode connected to the second sense node (Y); a third N-channel transistor (N7) having a drain electrode connected to the source electrodes of the first and second N-channel transistors (N5, N6) a gate electrode connected to receive a sense signal, and a source electrode connected to a ground potential (VSS); a third P-channel transistor (P4) having a source electrode connected to a first bit line (B) of the pair of bit lines, a gate electrode connected to receive the sense signal, and a source electrode connected to the first sense node (X); a fourth P-channel transistor (P5) having a source electrode connected to a second bit line (B) of the pair of bit lines, a gate electrode connected to receive the sense signal, and a source electrode connected to the second sense node; and said third and fourth P-channel transistors (P4, P5) being turned off so as to isolate the pair of bit lines (B, B) from the sense nodes (X, Y) when the sense signal is at a high logic level, thereby eliminating a current spike to the ground potential (VSS).
Claim 2
Dependent Claim
341 words
A sense amplifier coupled to a pair of bit lines for sensing and amplifying a voltage differential between the pair of bit lines, comprising: a first N-channel transistor (N5) having a drain electrode connected to a first sense node (X), a gate electrode connected to a second sense node (Y), and a source electrode; a second N-channel transistor (N6) having a drain electrode connected to the second sense node (Y), a gate electrode connected to the first sense node (X), and a source electrode connected to the source electrode of the first N-channel transistor (N5); a first P-channel transistor (P6) having a source electrode connected to a supply potential (VCC), a gate electrode connected to the second sense node (Y), and a drain electrode connected to the first sense node (X); a second P-channel transistor (P7) having a source electrode connected to the supply potential (VCC), a gate electrode connected to the first sense node (X), and a drain electrode connected to the second sense node (Y); a third N-channel transistor (N7) having a drain electrode connected to the source electrodes of the first and second N-channel transistors (N5, N6) a gate electrode connected to receive a sense signal, and a source electrode connected to a ground potential (VSS); a third P-channel transistor (P4) having a source electrode connected to a first bit line (B) of the pair of bit lines, a gate electrode connected to receive the sense signal, and a source electrode connected to the first sense node (X); a fourth P-channel transistor (P5) having a source electrode connected to a second bit line (B) of the pair of bit lines, a gate electrode connected to receive the sense signal, and a source electrode connected to the second sense node; and said third and fourth P-channel transistors (P4, P5) being turned off so as to isolate the pair of bit lines (B, B) from the sense nodes (X, Y) when the sense signal is at a high logic level, thereby eliminating a current spike to the ground potential (VSS).
Claim 3
Dependent Claim
23 words
A sense amplifier as claimed in claim 1, further comprising an equilibration circuit (12) connected between the pair of bit lines (B, B).
Claim 4
Dependent Claim
23 words
A sense amplifier as claimed in claim 2, wherein said equilibration circuit (12) comprises fifth, sixth and seventh P-channel transistors (P1, P3, P2).
Claim 5
Dependent Claim
106 words
A sense amplifier as claimed in claim 3, wherein said fifth transistor (P1) has a source connected to the supply potential (VCC), a gate electrode connected to receive a precharge signal, and a drain electrode; said sixth transistor (P3) has a source electrode connected to the supply potential (VCC), a gate electrode connected to receive the precharge signal, and a drain electrode; and said seventh transistor (P2) has a first current electrode connected to the drain electrode of said fifth transistor (P1), a gate electrode connected to receive the precharge signal, and a second current electrode connected to the drain electrode of said sixth transistor (P3).
Claim 6
Dependent Claim
45 words
A sense amplifier as claimed in claim 4, wherein said fifth, sixth and seventh transistors (P1, P3, P2) are turned on when the precharge signal is at a low logic level so as to equalize the voltage on the pair of bit lines (B, B).
Claim 7
Dependent Claim
286 words
A sense amplifier coupled to a pair of bit lines for sensing and amplifying a voltage differential between the pair of bit lines, comprising: a first N-channel transistor (N5) having a drain electrode connected to a first sense node (X), a gate electrode connected to a second sense node (Y), and a source electrode; a second N-channel transistor (N6) having a drain electrode connected to the second sense node (Y), a gate electrode connected to the first sense node (X), and a source electrode connected to the source electrode of the first N-channel transistor (N5); a first P-channel transistor (P6) having a source electrode connected to a supply potential (VCC), a gate electrode connected to the second sense node (Y), and a drain electrode connected to the first sense node (X); a second P-channel transistor (P7) having a source electrode connected to the supply potential (VCC), a gate electrode connected to the first sense node (X), and a drain electrode connected to the second sense node (Y); a third N-channel transistor (N7) having a drain electrode connected to the source electrodes of the first and second N-channel transistors (N5, N6) a gate electrode connected to receive a sense signal, and a source electrode connected to a ground potential (VSS); first decoupling means responsive to said sense signal and being interconnected between said first bit line (B) and said first sense node (X) for eliminating a current spike when said sense signal is at a high logic level; and second decoupling means responsive to said sense signal and being interconnected between said second bit line (B) and said second sense node (Y) for eliminating a current spike when said sense signal is at a high logic level.
Claim 8
Dependent Claim
286 words
A sense amplifier coupled to a pair of bit lines for sensing and amplifying a voltage differential between the pair of bit lines, comprising: a first N-channel transistor (N5) having a drain electrode connected to a first sense node (X), a gate electrode connected to a second sense node (Y), and a source electrode; a second N-channel transistor (N6) having a drain electrode connected to the second sense node (Y), a gate electrode connected to the first sense node (X), and a source electrode connected to the source electrode of the first N-channel transistor (N5); a first P-channel transistor (P6) having a source electrode connected to a supply potential (VCC), a gate electrode connected to the second sense node (Y), and a drain electrode connected to the first sense node (X); a second P-channel transistor (P7) having a source electrode connected to the supply potential (VCC), a gate electrode connected to the first sense node (X), and a drain electrode connected to the second sense node (Y); a third N-channel transistor (N7) having a drain electrode connected to the source electrodes of the first and second N-channel transistors (N5, N6) a gate electrode connected to receive a sense signal, and a source electrode connected to a ground potential (VSS); first decoupling means responsive to said sense signal and being interconnected between said first bit line (B) and said first sense node (X) for eliminating a current spike when said sense signal is at a high logic level; and second decoupling means responsive to said sense signal and being interconnected between said second bit line (B) and said second sense node (Y) for eliminating a current spike when said sense signal is at a high logic level.
Claim 9
Dependent Claim
19 words
A sense amplifier as claimed in claim 6, wherein said first decoupling means comprises a third P-channel transistor (P4).
Claim 10
Dependent Claim
19 words
A sense amplifier as claimed in claim 7, wherein said second decoupling means comprises a fourth P-channel transistor (P5).
References Cited (Backward Citations)
US4441171A
Cited
US4601017A
Cited
US4551641A
Cited
US4634901A
Cited
US4694205A
Cited
US4645954A
Cited
US4716320A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-02-14 | 1992-08-15 | 1993-02-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-02-14 | 1996-08-15 | 1997-02-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-02-14 | 2000-08-15 | 2001-02-14 | $7700.00 | Window Closed / Lapsed |