Patent US4800429A successfully refreshed from Google Patents.
US4800429A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Auto sync polarity control circuit for use with monitor
Assignee: NXP USA Inc
•
Filing: 1988-03-14
•
Granted: 1989-01-24
•
Expires: 2008-03-14
Abstract
Abstract A control circuit for use with personal computer monitors automatically provides single polarity horizontal and vertical sync pulses from either TTL or analog composite sync signals supplied from any of a variety of personal computers. The control circuit has both a vertical and horizontal sub-circuit each including an integrator and an exclusive OR gate wherein the inputs of the latter are coupled respectively to the input and the output of the former. Additionally the vertical sub-circuit includes a second exclusive gate the output of which is coupled to the input of the integrator thereof and whose inputs are respectively coupled to the output of the integrator of the horizontal sub-circuit and an input to which is supplied vertical TTL sync input signals while either horizontal TTL sync or TTL sync input signals are supplied to the input of the horizontal sub-circuit. In operation the control circuit defaults to the analog composite sync input in the absence of TTl horizontal or composite sync input signals. The analog composite circuit separates the horizontal and vertical sync information and applies the same to the integrator of the horizontal sub-circuit.
Inventors
- 👤 Geoffrey W. Perkins
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 07:31
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H04N5/06
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
204 words
Circuit for providing single polarity pulses at first and second outputs in response to receiving applied digital input signals, comprising: first circuit means responsive to either positive or negative applied input signals for providing single polarity pulses at the first circuit output including a first integrator having an input coupled to a first input of the circuit and an output; and a first gate circuit having an output coupled to the first circuit output, a first input coupled to said input of said first integrator and a second input coupled to said output of said first integrator; and second circuit means responsive to either negative or positive input signals for providing single polarity pulses at the second circuit output including a second integrator having an input and an output; a second gate circuit having an output coupled to the second circuit output, a first input coupled to said output of said second integrator, and a second input coupled to said input of said second integrator; and a third gate circuit having an output coupled to said input of said second integrator, a first input coupled to a second input of the circuit and a second input coupled to said output of said first integrator.
Claim 2
Dependent Claim
204 words
Circuit for providing single polarity pulses at first and second outputs in response to receiving applied digital input signals, comprising: first circuit means responsive to either positive or negative applied input signals for providing single polarity pulses at the first circuit output including a first integrator having an input coupled to a first input of the circuit and an output; and a first gate circuit having an output coupled to the first circuit output, a first input coupled to said input of said first integrator and a second input coupled to said output of said first integrator; and second circuit means responsive to either negative or positive input signals for providing single polarity pulses at the second circuit output including a second integrator having an input and an output; a second gate circuit having an output coupled to the second circuit output, a first input coupled to said output of said second integrator, and a second input coupled to said input of said second integrator; and a third gate circuit having an output coupled to said input of said second integrator, a first input coupled to a second input of the circuit and a second input coupled to said output of said first integrator.
Claim 3
Dependent Claim
125 words
The circuit of claim 1 including: third circuit means having an input coupled to a third input of the circuit to which are supplied analog composite signals for providing corresponding digital output signals and an output coupled both to said output of said first integrator and said first input of said first gate circuit; and fourth circuit means for enabling said third circuit means while electrically decoupling said input of said first integrator from said first input of the circuit in the absence of digital signals being applied to said first input of the circuit and disabling said third circuit means while electrically coupling said input of said first integrator to said first input of the circuit in the presence of said applied digital signals.
Claim 4
Dependent Claim
17 words
The circuit of claim 2 wherein said first, second and third gate circuits are exclusive OR gates.
Claim 5
Dependent Claim
228 words
A control circuit for automatically providing horizontal and vertical single polarity sync pulses at respective outputs, comprising: first circuit means having an input coupled to a first input of the control circuit to which TTL horizontal or composite sync signals are supplied, said first circuit means including a first integrator having an input coupled to said first input of the control circuit and an output, and a first gate circuit having a first input coupled to said output of said first integrator, a second input coupled to said input of said first integrator and an output coupled to a first one of the outputs of the control circuit; and second circuit means having an input coupled to a second input of the control circuit to which TTL vertical sync signals are supplied, said second circuit means including a second integrator having an input and an output, a second gate circuit having a first input coupled to said second input of the control circuit, a second input coupled to said output of said first integrator and an output coupled to said input of said second integrator, and a third gate circuit having a first input coupled to said output of said second integrator, a second input coupled to said input of said second integrator and an output coupled to a second one of the outputs of the control circuit.
Claim 6
Dependent Claim
228 words
A control circuit for automatically providing horizontal and vertical single polarity sync pulses at respective outputs, comprising: first circuit means having an input coupled to a first input of the control circuit to which TTL horizontal or composite sync signals are supplied, said first circuit means including a first integrator having an input coupled to said first input of the control circuit and an output, and a first gate circuit having a first input coupled to said output of said first integrator, a second input coupled to said input of said first integrator and an output coupled to a first one of the outputs of the control circuit; and second circuit means having an input coupled to a second input of the control circuit to which TTL vertical sync signals are supplied, said second circuit means including a second integrator having an input and an output, a second gate circuit having a first input coupled to said second input of the control circuit, a second input coupled to said output of said first integrator and an output coupled to said input of said second integrator, and a third gate circuit having a first input coupled to said output of said second integrator, a second input coupled to said input of said second integrator and an output coupled to a second one of the outputs of the control circuit.
Claim 7
Dependent Claim
151 words
The control circuit of claim 4 including: third circuit means coupled to a third input of the control circuit to which are supplied analog composite sync signals for providing vertical and horizontal sync signals at an output thereof, said output being coupled both to said input of said first integrator and said second input of said first gate circuit; and detector means having an input coupled to said first input of the control circuit for enabling said third circuit means during operation of the control circuit while electrically decoupling said first circuit means from said first input of the control circuit in the absence of TTL signals applied to said first input of the control circuit and disabling said third circuit means while electrically coupling said first circuit means to said first input of the control circuit when the TTL signals are supplied to said first input of the control circuit.
Claim 8
Dependent Claim
18 words
The control circuit of claim 5 wherein said first, second and third gate circuits are exclusive OR gates.
Claim 9
Dependent Claim
24 words
The control circuit of claim 5 wherein the rise time of said first integrator is less than the rise time of said second integrator.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-01-24 | 1992-07-25 | 1993-01-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-01-24 | 1996-07-25 | 1997-01-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-01-24 | 2000-07-25 | 2001-01-24 | $7700.00 | Window Closed / Lapsed |