Patent US4797625A successfully refreshed from Google Patents.
US4797625A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device for detecting bit phase difference
Assignee: NEC Corp
•
Filing: 1987-09-22
•
Granted: 1989-01-10
•
Expires: 2007-09-22
Abstract
Abstract A bit phase difference detecting device applicable to, for example, a digital microwave communications system for channel switching. The device detects a difference in phase difference between two identical data sequences each being transmitted over a respective one of two independent transmission paths. Each of the data sequences is serial-to-parallel converted into bit sequences, the number of which is equal to a predetermined common measure of the frame period of the data sequences. Comparators and decision circuits associated one-to-one with the comparators are provided for individually detecting differences in bit phase between those bit sequences derived from one data sequence and those derived from the other data sequence which correspond to each other with respect to order.
Inventors
- 👤 Satoshi Nakazawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 12:36
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/22; H03K5/26; G; G01; G01R; G01R25/00; G01R25/005; H04; H04L; H04L1/00; H04L1/22
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
139 words
A device for detecting a difference in bit phase between two identical data sequences A and B each being transmitted over a respective one of two transmission paths, comprising: means for serial-to-parallel converting the data sequences A and B into respective bit sequences A l to A m and B l to B m where M is a positive integer equal to a predetermined common measure of a frame period of the data sequences A and B; M bit phase detecting means for detecting respective phase differences between corresponding ones of the bit sequences A l to A m and B l to B m , such corresponding being with respect to order; and means to determine the bit phase difference between the data sequences A and B responsive to respective outputs from said M bit phase detecting means.
Claim 2
Independent Claim
139 words
A device for detecting a difference in bit phase between two identical data sequences A and B each being transmitted over a respective one of two transmission paths, comprising: means for serial-to-parallel converting the data sequences A and B into respective bit sequences A l to A m and B l to B m where M is a positive integer equal to a predetermined common measure of a frame period of the data sequences A and B; M bit phase detecting means for detecting respective phase differences between corresponding ones of the bit sequences A l to A m and B l to B m , such corresponding being with respect to order; and means to determine the bit phase difference between the data sequences A and B responsive to respective outputs from said M bit phase detecting means.
Claim 3
Dependent Claim
113 words
A device as claimed in claim 1, wherein said bit phase detecting means comprise: M bit phase comparators for individually comparing the bit phase for each pair of corresponding bits of the bit sequences A l to A m and B l to B m and for producing respective compare signals C l to C m ; and M decision circuits respectively responsive to the compared signals C l to C m for deciding the presence or absence of coincidence in bit phase of the corresponding bits of the bit sequences A l to A m and B l to B m and producing M decide signals D l to D m .
Claim 4
Dependent Claim
18 words
A device as claimed in claim 2, wherein said M bit phase comparators each comprises an Exclusive-OR gate.
Claim 5
Dependent Claim
87 words
A device as claimed in claim 2, wherein said decision circuits each comprise: a first NO counter responsive to any of the compare signals C l to C m for producing a first pulse; a NOT gate responsive to the same compare signal; a first YES counter responsive to an output signal of said NOT gate for producing a second pulse; and a pair of NAND gates responsive to the first and second pulses, respectively, for producing a respective decide signal D l to D m .
Claim 6
Dependent Claim
142 words
A device as claimed in claim 2, wherein each of said decision circuits comprise: a first NO counter responsive to any of the compare signals C l to C m for producing a first pulse; a NOT gate responsive to the same compare signal; a first YES counter responsive to an output signal of said NOT gate for producing a second pulse; a pair of NAND gates responsive to the first and second pulses, respectively, for producing a respective decide signal D l to D m ; a second NO counter responsive to the first pulse output by said first NO counter for producing a third pulse; and a second YES counter responsive to the first and the second pulses output by said first YES counter for producing a fourth pulse; the third and fourth pulses being applied to said NAND gates.
Claim 7
Dependent Claim
41 words
A device as claimed in claim 2, wherein said bit phase detecting means further comprise an OR gate for producing a final decide signal in response tot he M decide signals D l to D m output by said decision circuits.
References Cited (Backward Citations)
US4426620A
Cited
US4700347A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-01-10 | 1992-07-11 | 1993-01-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-01-10 | 1996-07-11 | 1997-01-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-01-10 | 2000-07-11 | 2001-01-10 | $7700.00 | Window Closed / Lapsed |