US4780855A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for controlling a nonvolatile memory having a data portion and a corresponding indicator portion
Assignee: NEC Electronics Corp
•
Filing: 1985-06-21
•
Granted: 1988-10-25
•
Expires: 2005-06-21
Abstract
Abstract A nonvolatile memory (programmable) comprises a plurality of logic memories, each of which is composed of a plurality of memory segments. Each of the memory segments is constituted of a first nonvolatile memory area capable of storing data of a predetermined bit number and a second nonvolatile memory area containing an identifier for the corresponding first nonvolatile memory area. Each of the logical memories is given one logical address, and when write operation is executed, a controller operates to access to the logical memory identified by the inputted logical address so as to erase in the accessed logical memory the memory segment having the identifier indicating that the data is stored, and to write the inputted data to the memory segment next to the erased memory segment.
Inventors
- 👤 Norihiko Iida
- 👤 Kazuhide Kawata
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 16:05
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/102; G11C16/14; G11C16/16; G11C16/20
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
149 words
A nonvolatile memory for storing data comprising a plurality of logic memory blocks, each of which is used for storing data of a predetermined bit number and is composed of a plurality of memory segments, each of said memory segments including a first nonvolatile memory area capable of storing data of said predetermined bit number and a second nonvolatile memory area composed of one bit constituting an identifier for indicating whether or not the data stored in the corresponding first nonvolatile memory area is the latest written data of all the memory segments included in the same memory block, the memory being written in such a manner that the data is stored in only one memory segment at a time in each logic memory block and only the identifier included in the memory segment storing said data is made active within all the identifiers included in each memory block.
Claim 2
Dependent Claim
149 words
A nonvolatile memory for storing data comprising a plurality of logic memory blocks, each of which is used for storing data of a predetermined bit number and is composed of a plurality of memory segments, each of said memory segments including a first nonvolatile memory area capable of storing data of said predetermined bit number and a second nonvolatile memory area composed of one bit constituting an identifier for indicating whether or not the data stored in the corresponding first nonvolatile memory area is the latest written data of all the memory segments included in the same memory block, the memory being written in such a manner that the data is stored in only one memory segment at a time in each logic memory block and only the identifier included in the memory segment storing said data is made active within all the identifiers included in each memory block.
Claim 3
Dependent Claim
25 words
A nonvolatile memory as claimed in claim 1, wherein said first and second memory areas are made of electrically erasable programmable read only memory cells.
Claim 4
Dependent Claim
18 words
A nonvolatile memory as claimed in claim 1, which is realized in the form of an integrated circuit.
Claim 5
Dependent Claim
177 words
A memory for storing data comprising: at least one programmable memory circuit for storing data of a predetermined bit number, said programmable memory circuit including a plurality of memory segments, each memory segment including a first nonvolatile memory area for storing data of said predetermined bit number and a second nonvolatile memory area composed of one bit constituting an identifier for indicating whether or not the data stored in the corresponding first nonvolatile memory area is the latest written data of all the memory segments included in the same memory circuit, the memory being written in such a manner that the data is stored in only one memory segment at a time in each logic memory circuit and only the identifier included in the memory segment storing said data is made active among all the identifiers included in each memory circuit, and a controller operative in response to an access signal, comprising a read or write signal, for searching a memory segment storing the inputted data with reference to the identifiers included in the same memory circuit.
Claim 6
Dependent Claim
177 words
A memory for storing data comprising: at least one programmable memory circuit for storing data of a predetermined bit number, said programmable memory circuit including a plurality of memory segments, each memory segment including a first nonvolatile memory area for storing data of said predetermined bit number and a second nonvolatile memory area composed of one bit constituting an identifier for indicating whether or not the data stored in the corresponding first nonvolatile memory area is the latest written data of all the memory segments included in the same memory circuit, the memory being written in such a manner that the data is stored in only one memory segment at a time in each logic memory circuit and only the identifier included in the memory segment storing said data is made active among all the identifiers included in each memory circuit, and a controller operative in response to an access signal, comprising a read or write signal, for searching a memory segment storing the inputted data with reference to the identifiers included in the same memory circuit.
Claim 7
Dependent Claim
24 words
A memory as claimed in claim 4, wherein said first and second memory areas are made of electronically eraseable programmable read only memory cells.
Claim 8
Dependent Claim
15 words
A memory as claimed in claim 4, which is realized on a single semiconductor chip.
Claim 9
Dependent Claim
51 words
A memory as claimed in claim 4, wherein a plurality of said programmable memory circuits are combined, each of said memory circuits being given a unique logical address, and said controller comprises means operative to access the memory circuit identified by the inputted logical address when a read/write operation is executed.
Claim 10
Dependent Claim
67 words
A memory as claimed in claim 7, wherein said controller comprises means operative to access the memory circuit identified by the inputted logical address, when data is to be written, so as to erase in said accessed memory circuit the memory segment having the identifier indicating that the data is stored, and to write said inputted data into the memory segment next to said erased memory segment.
Claim 11
Dependent Claim
51 words
A memory as claimed in claim 7, wherein said controller comprises means operative to access the memory circuit identified by the inputted logical address, when data is to be read, so as to read from said accessed memory circuit the memory segment having the identifier indicating that the data is stored.
References Cited (Backward Citations)
US3685020A
Cited
US3733591A
Cited
US3882470A
Cited
US4244033A
Cited
US4296467A
Cited
US4168541A
Cited
US4263664A
Cited
US4386402A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-10-25 | 1992-04-25 | 1992-10-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-10-25 | 1996-04-25 | 1996-10-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-10-25 | 2000-04-25 | 2000-10-25 | $7700.00 | Window Closed / Lapsed |