US4768192A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Frame synchronization detection system for time division multiplexed (TDM) digital signals
Assignee: SPX Technologies Inc
•
Filing: 1987-04-01
•
Granted: 1988-08-30
•
Expires: 2007-04-01
Abstract
Abstract A frame synchronization detection system which enables frame synchronization and synchronizing pulses to be provided from at least two formats of DS1 TDM signals, specifically the D4 and extended superframe Fe formats. A first search logic circuit provides an output indicating the onset of a maintenance mode of frame detection when either Fe or D4 patterns are decoded. For the D4 pattern an alternate pattern is decoded and the first search circuit enters the maintenance mode only after both alternate D4 framing patterns are decoded. A second search logic circuit enables the decoding of a subsequent sequence and detection of framing, thereby reducing the probability of false framing. A frame counter which is synchronized upon the detection of a valid framing pattern by the first search circuit continues to supply frame sync pulses until an error detector, which detects whether a predetermined ratio of invalid to valid framing bits occurs, resets the system back to the search mode.
Inventors
- 👤 Jeffrey S. Pattavina
- 👤 Jai H. Eu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 09:27
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/0602; H04J3/0605
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
92 words
A system for detecting synchronizing signals from framing bits in any of a plurality of framing formats of time division multiplexed (TDM) digital signals which comprises means for providing from said digital signals sequences of bits which are spaced apart by a predetermined multiple of the number of bits in a frame, means operative for decoding said sequence in parallel to derive outputs simultaneously when said sequences correspond to certain framing bit patterns which correspond to different ones of said formats, and means responsive to said outputs for providing said synchronizing signals.
Claim 2
Independent Claim
92 words
A system for detecting synchronizing signals from framing bits in any of a plurality of framing formats of time division multiplexed (TDM) digital signals which comprises means for providing from said digital signals sequences of bits which are spaced apart by a predetermined multiple of the number of bits in a frame, means operative for decoding said sequence in parallel to derive outputs simultaneously when said sequences correspond to certain framing bit patterns which correspond to different ones of said formats, and means responsive to said outputs for providing said synchronizing signals.
Claim 3
Dependent Claim
27 words
The system according to claim 1 wherein said decoding means has means for providing separate ones of said outputs upon detection of each of said bit patterns.
Claim 4
Dependent Claim
56 words
The system according to claim 2 further comprising means responsive to the output corresponding to one of said formats for operating said decoding means to decode a different framing bit pattern contained in said one format, and means operative for maintaining the output correspondent to said one format when said different framing bit pattern is decoded.
Claim 5
Dependent Claim
47 words
The system according to claim 3 further comprising means for sampling said outputs a predetermined time after the occurrence thereof for maintaining said synchronizing signals when at least one of said outputs is provided from the framing bit pattern from a subsequently occurring sequence of said frames.
Claim 6
Dependent Claim
43 words
The system according to claim 4 wherein said time division multiplex signals are in DS1 format and said plurality of formats are the extended superframe format (Fe) of cyclic series of 24 frames and the D4 format of cyclic series of 12 frames.
Claim 7
Dependent Claim
24 words
The system according to claim 5 wherein said predetermined multiple is four and the number of bits in each of said frames is 193.
Claim 8
Dependent Claim
43 words
The system according to claim 1 wherein said means for providing said sequences is operative to provide a single repetitive sequence which changes upon occurrence of each successive bit of TDM signals, and said decoding means is responsive to said single repetitive sequence.
Claim 9
Dependent Claim
42 words
The system according to claim 6 wherein said one of said formats is the D4 format and said different framing bit pattern is detected from framing bits two frames away from the other of said framing bit patterns of said D4 format.
Claim 10
Dependent Claim
94 words
The system according to claim 1 further comprising means responsive to said outputs for locally; generating from a means for deriving from said means for providing from said TDM signals said sequences of bits said framing bits in said TDM signals, and means for inhibiting said means responsive to said outputs for providing said synchronizing signals when the ratio of the number of locally generated framing bits and the framing bits derived from said TDM signals which do not agree in a sequence of a certain number of framing bits exceeds a certain level.
Claim 11
Dependent Claim
36 words
The system according to claim 9 wherein said level is three of said locally generated framing bits which do not agree with said framing bits derived from said TDM signals out of five sequential framing bits.
Claim 12
Dependent Claim
100 words
The system according to claim 1 wherein said means responsive to said outputs for providing said synchronizing signals comprises means for carrying out a first search of said sequences for said outputs which is operative to derive a first signal when said outputs are detected, and means responsive to said first signal for conducting a second search for said outputs after the occurrence of a predetermined number of said frames of said TDM signal for verifying the occurrence thereof and enabling said first signal to continue to be provided, said synchronizing signal providing means being responsive to said first signal.
Claim 13
Dependent Claim
40 words
The system according to claim 11 wherein said synchronizing signals providing means includes a counter which divides by the number of bits in a frame, and means for synchronizing said counter in response to the occurrence of said first signal.
Claim 14
Dependent Claim
26 words
The system according to claim 5 wherein the said decoding means includes means for providing said outputs when both said D4 and Fe formats occur simultaneously.
References Cited (Backward Citations)
US3537069A
Cited
US3596245A
Cited
US3742139A
Cited
US3854011A
Cited
US3928726A
Cited
US4027243A
Cited
US3995119A
Cited
US4016368A
Cited
US4154984A
Cited
US4317202A
Cited
US4301534A
Cited
US4271520A
Cited
US4312070A
Cited
US4507779A
Cited
US4554540A
Cited
US4541104A
Cited
US4605921A
Cited
US4622666A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-08-30 | 1992-02-29 | 1992-08-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-08-30 | 1996-02-29 | 1996-08-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-08-30 | 2000-02-29 | 2000-08-30 | $7700.00 | Window Closed / Lapsed |