Fault-tolerant memory array

Claim 2

A fault-tolerant memory array including an array of memory cells organized into bytes of at least one bit in length and arranged in rows and columns according to byte location, each of said memory cells having a configuration which conducts current while in one of two states and does not conduct current while in the other of the two states depending upon the value of data stored in said bytes and wherein memory cells which fail when in operation do not conduct current beyond a predetermined level; sensing means connected to corresponding memory cells in said bytes of memory cells for sensing the presence or absence of current flow beyond said predetermined level in said corresponding memory cells; and address means for receiving address signals indicative of byte location and for simultaneously selecting at least two of said bytes of memory cells for each address signal so received, said address means including row lines respectively connected to said rows of memory cells for simultaneously activating at least two of said rows of memory cells in response to each address signal received by said address means such that data stored in said simultaneously selected bytes of memory cells can be logically "OR-ed".

Claim 3

A fault-tolerant memory array as set forth in claim 1, wherein each of said address signals comprises a series of address inputs and said address means includes a decoder means which generates complimentary signals for each of said series of address inputs, said address means further including a plurality of gate means respectively connected to said row lines for receiving said complimentary signals generated by said decoder means and for activating selected ones of said row lines in response to predetermined combination of said complimentary signals, said decoder means having a means for forcing the complimentary signals associated with a unique one of said series of address inputs to the same voltage level in order to permit said address means to activate at least two of said rows of memory cells simultaneously.

Claim 4

A fault-tolerant memory array including an array of memory cells organized into bytes of at least one bit in length and arranged in rows and columns according to byte location, each of said memory cells having a configuration which conducts current while on one of two states and does not conduct current while in the other of the two states depending upon the value of data stored in said bytes and wherein memory cells which fail when in operation do not conduct current beyond a predetermined level; address means for receiving address signals indicative of byte location and for simultaneously selecting at least two of said bytes of memory cells for each address signal so received, said address means including read lines respectively connected to said columns of memory cells such that at least two of said read lines are simultaneously activated for each bit location associated with the byte location indicated by each address signal, said read lines operating to carry current as a function of the data value of each bit in said bytes of memory cells; and sensing means connected to corresponding memory cells in said bytes of memory cells for sensing the presence or absence of current flow beyond said predetermined level in said corresponding memory cells, said sensing means including logic means connected to said read lines for logically "OR-ing" the data value corresponding to the current carried by each group of said read lines simultaneously activated for each bit location associated with the byte location indicated by each address signal.

Claim 5

A fault-tolerant memory array including an array of memory cells organized into bytes of at least one bit in length and arranged in rows and columns according to byte location, each of said memory cells having a configuration which conducts current while on one of two states and does not conduct current while in the other of the two states depending upon the value of data stored in said bytes and wherein memory cells which fail when in operation do not conduct current beyond a predetermined level; address means for receiving address signals indicative of byte location and for simultaneously selecting at least two of said bytes of memory cells for each address signal so received, said address means including read lines respectively connected to said columns of memory cells such that at least two of said read lines are simultaneously activated for each bit location associated with the byte location indicated by each address signal, said read lines operating to carry current as a function of the data value of each bit in said bytes of memory cells; and sensing means connected to corresponding memory cells in said bytes of memory cells for sensing the presence or absence of current flow beyond said predetermined level in said corresponding memory cells, said sensing means including logic means connected to said read lines for logically "OR-ing" the data value corresponding to the current carried by each group of said read lines simultaneously activated for each bit location associated with the byte location indicated by each address signal.

Claim 6

A fault-tolerant memory as set forth in claim 3, wherein said sensing means also includes a plurality of amplifiers respectively interconnected between said read lines and said logic means.

Claim 7

A fault-tolerant memory array as set forth in claims 1 or 3, wherein said sensing means includes at least one amplifier means for changing state depending upon the presence or absence of current flow in said corresponding ones of said memory cells, said amplifier means having a threshold for changing state which is adjusted beyond said predetermined level of current flow.

Claim 8

A fault-tolerant memory array as set forth in claims 1 or 3, wherein said memory cells characteristically exhibit a threshold voltage which is adjusted such that a failed one of said memory cells will not conduct current beyond said predetermined level.