US4767724A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Unframed via interconnection with dielectric etch stop
Assignee: Intersil Corp
•
Filing: 1986-03-27
•
Granted: 1988-08-30
•
Expires: 2006-03-27
Abstract
Abstract A layer of aluminum oxide or other insulative metal oxide is employed as an etch stop in the fabrication of very large scale integrated circuit devices. The use of such etch stops permits fabrication of unframed or borderless via openings and correspondingly permits greater metallization line pitch, smaller circuit features, and more reliable interlayer electrical contact. A method for insulative metal oxide deposition is also described.
Inventors
- 👤 Manjin J. Kim
- 👤 Bruce F. Griffing
- 👤 David W. Skelly
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 09:27
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/074; H10W20/075; H10P; H10P14/00; H10P14/60; H10P14/69; H10P14/692; H10P14/6938; H10P14/6939; H10P14/69391; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6329; H10P14/69397; H10P50/00; H10P50/20; H10P50/28; H10P50/282; H10P50/283; H10W20/031; H10W20/063; H10W20/0633; H10W20/081; H10W20/084; Y; Y10; Y10S; Y10S438/00; Y10S438/97
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
133 words
A method for forming via openings in the fabrication of integrated electric circuit devices, said method comprising the steps of: depositing and patterning a first conductive metal layer overlying an insulative substrate; depositing a first dielectric layer covering said patterned conductive layer; planarizing said first dielectric layer, at least down to the level of said conductive layer; depositing a layer of insulative metal oxide over said first dielectric layer and portions of said conductive layer exposed by said planarizing; depositing and patterning a second dielectric layer on said insulative metal oxide layer, with openings in said second dielectric layer at least partially overlying portions of said patterned conductive layer and extending down to said insulative metal oxide layer; and removing insulative metal oxide material exposed through said openings in said second dielectric layer.
Claim 2
Independent Claim
133 words
A method for forming via openings in the fabrication of integrated electric circuit devices, said method comprising the steps of: depositing and patterning a first conductive metal layer overlying an insulative substrate; depositing a first dielectric layer covering said patterned conductive layer; planarizing said first dielectric layer, at least down to the level of said conductive layer; depositing a layer of insulative metal oxide over said first dielectric layer and portions of said conductive layer exposed by said planarizing; depositing and patterning a second dielectric layer on said insulative metal oxide layer, with openings in said second dielectric layer at least partially overlying portions of said patterned conductive layer and extending down to said insulative metal oxide layer; and removing insulative metal oxide material exposed through said openings in said second dielectric layer.
Claim 3
Dependent Claim
43 words
The method of claim 1 further including the step of: depositing and patterning a second conductive layer so that electrical contact is made, through said openings in said second dielectric layer and in said insulative metal oxide layer, to said first conductive layer.
Claim 4
Dependent Claim
24 words
The method of claim 1 in which said insulative metal oxide is selected from the group consisting of aluminum oxide, magnesium oxide, and spinel.
Claim 5
Dependent Claim
13 words
The method of claim 1 in which said dielectric layer comprises silicon oxide.
Claim 6
Dependent Claim
15 words
The method of claim of claim 1 in which said first conductive layer comprises aluminum.
References Cited (Backward Citations)
US3978577A
Cited
US4067099A
Cited
US4157269A
Cited
US4289574A
Cited
US4433004A
Cited
US4412119A
Cited
US4444618A
Cited
US4426249A
Cited
US4511430A
Cited
US4634495A
Cited
EP0175604A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-08-30 | 1992-02-29 | 1992-08-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-08-30 | 1996-02-29 | 1996-08-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-08-30 | 2000-02-29 | 2000-08-30 | $7700.00 | Window Closed / Lapsed |