US4764865A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit for allocating memory cycles to two processors that share memory
Assignee: International Business Machines Corp
•
Filing: 1982-06-21
•
Granted: 1988-08-16
•
Expires: 2002-06-21
Abstract
Abstract A circuit for allocating main memory cycles between two data processors has means for making the allocation by either of two procedures. In one procedure, control of memory is transferred only after a request for memory access has been made. In a second procedure, transfer of memory control to a requesting processor is automatically accompanied by a request to return control. The control memory of a processor selects the process by two bits called Code Idle and Code Release. Code Idle accompanies instructions that usually mean that the releasing processor will not need memory for several memory cycle times, and an explicit request for transfer is made when memory is actually needed. Code Release accompanies instructions that do not require memory access at the time but are typically followed by a memory request within a processor cycle time or a few processor cycle times. Memory control is returned without the delay that is associated with an explicit request.
Inventors
- 👤 Joseph L. Temple, III
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 19:27
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/1652; G06F13/1663
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
214 words
In a multiprocessor system having two processors and a shared memory in which each processor has means for requesting access to the shared memory and means such as a control memory for controlling the processor through a plurality of operations, some operations requiring access to the shared memory and some not requiring access to the shared memory, the operations not requiring access to the shared memory being classifiable as not requiring access for a longer time for a shorter time, improved apparatus for allocating memory cycles between the two processors, comprising, for each processor, means for signalling a request for memory access that has been made by the other processor, means in said controlling means for providing a first signal for said operations not requiring memory access for a shorter time or a second signal for said operations not requiring memory access for a longer time, means responsive to the coincidence of a request signal from the other processor and said first signal from said controlling means for releasing access to said shared memory to the other processor with an accompanying request for access to memory and responsive to the coincidence of a request signal and said second signal for releasing memory to the second processor without an accompanying request for access to memory.
Claim 2
Dependent Claim
214 words
In a multiprocessor system having two processors and a shared memory in which each processor has means for requesting access to the shared memory and means such as a control memory for controlling the processor through a plurality of operations, some operations requiring access to the shared memory and some not requiring access to the shared memory, the operations not requiring access to the shared memory being classifiable as not requiring access for a longer time for a shorter time, improved apparatus for allocating memory cycles between the two processors, comprising, for each processor, means for signalling a request for memory access that has been made by the other processor, means in said controlling means for providing a first signal for said operations not requiring memory access for a shorter time or a second signal for said operations not requiring memory access for a longer time, means responsive to the coincidence of a request signal from the other processor and said first signal from said controlling means for releasing access to said shared memory to the other processor with an accompanying request for access to memory and responsive to the coincidence of a request signal and said second signal for releasing memory to the second processor without an accompanying request for access to memory.
Claim 3
Dependent Claim
46 words
The system of claim 1 wherein said control means includes means providing said first signal for operations that can be performed optimally by overlapping a memory access by one processor with a non-memory operation by the other processor and by allocating memory to the processors alternately.
Claim 4
Dependent Claim
52 words
The system of claim 2 wherein said means for signalling comprises a request signifying latch and means connecting said latch to be set in response to a request for memory access by the second processor and to be reset in response to the allocation of a memory cycle to the second processor.
Claim 5
Dependent Claim
53 words
The system of claim 3 wherein said means for releasing memory comprises a release signifying latch, means for setting said latch in response to the coincidence of a request by said second processor and said second signal, and means for resetting said release latch in response to the absence of said second signal.
Claim 6
Dependent Claim
87 words
The system of claim 4 including control latch means connected to allocate memory cycles to one processor in one latch state and to the other processor in the other latch state and means for connecting said releasing means to said control latch means to transfer control of memory to said second processor in response to the coincidence of a request by said second processor and said first or second signal and for additionally setting the request latch of said second processor in response to said first signal.
Claim 7
Dependent Claim
37 words
The system of claim 5 wherein said means connecting said releasing means to said control latch means includes a signal line having one binary level signifying memory release and the opposite binary level signifying a memory request.
Claim 8
Dependent Claim
53 words
The system of claim 6 wherein said releasing means includes means responsive to the coincidence of said request signal and said first signal to form a release signal as a pulse having a binary level to signify memory release followed by a binary level to set the request latch of the second processor.
References Cited (Backward Citations)
US3609700A
Cited
US3715729A
Cited
US3810110A
Cited
US3921145A
Cited
US4065809A
Cited
US4164787A
Cited
US4422142A
Cited
US4354227A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-08-16 | 1992-02-15 | 1992-08-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-08-16 | 1996-02-15 | 1996-08-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-08-16 | 2000-02-15 | 2000-08-16 | $7700.00 | Window Closed / Lapsed |