Patent US4759044A successfully refreshed from Google Patents.
US4759044A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Simplified synchronous forward/backward binary counter
Assignee: US Philips Corp
•
Filing: 1986-12-22
•
Granted: 1988-07-19
•
Expires: 2006-12-22
Abstract
Abstract In a binary counter made using the I 2 L technique, the realization of different gate types is complicated, because only NAND gates can be obtained directly. According to the invention, a particular circuit construction is indicated, which is constructed according to the I 2 L technique, is very simple and requires only a few gate transit times so that a comparatively high switching speed can be attained. In the circuit construction of the invention, both the flipflops and their associated combinatorial networks are fabricated in the I 2 L technique, using only NAND gates. Nevertheless, because of the particular circuit configuration of the invention, all of the necessary internal signals can be generated in an efficient manner.
Inventors
- 👤 Rainer Hovelmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:25
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/40; H03K23/50; H03K23/56
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
319 words
A circuit arrangement for a synchronous forward/backward binary counter having a counting direction that can be changed over by a directional control signal and comprising a chain of D flip-flops and a combinatorial network formed of first through sixth inverters associated with at least the second and subsequent flip-flops, said third through sixth inverters being connected as first and second pairs of series-connected inverters, each said network receiving from first and second outputs of all preceding flip-flops a first and a second state signal at respective inputs of said first and second inverter pairs, the values of which are determined by the states of the preceding flip-flops, said network supplying, depending upon the state signals and the directional control signal applied thereto, to the D input of the associated flip-flop either a non-inverted output signal or an inverted output signal, said D flip-flops and said inverters of said combinatorial networks consisting only of NAND gates, outputs from both sides of the associated flip-flop being connected to the input of said first inverter and said second inverter, respectively, the outputs of said first and second inverters being connected to each other and to the D input of the associated flip-flop, said first output of each flip-flop connected to the outputs of said fourth and sixth inverters, and said second output of each flip-flop connected to the outputs of said third and fifth inverters, respectively, while the input of one of the pairs of inverters receives the first state signal having a given binary value when all the preceding flip-flops are in the "one" state and the input of the other of the pairs of inverters receives the second signal having a given binary value when all the preceding flip-flops are in the state "zero" and, depending upon the value of the directional control signal, both inverters of one pair or both inverters of the other pair are cut off simultaneously.
Claim 2
Dependent Claim
319 words
A circuit arrangement for a synchronous forward/backward binary counter having a counting direction that can be changed over by a directional control signal and comprising a chain of D flip-flops and a combinatorial network formed of first through sixth inverters associated with at least the second and subsequent flip-flops, said third through sixth inverters being connected as first and second pairs of series-connected inverters, each said network receiving from first and second outputs of all preceding flip-flops a first and a second state signal at respective inputs of said first and second inverter pairs, the values of which are determined by the states of the preceding flip-flops, said network supplying, depending upon the state signals and the directional control signal applied thereto, to the D input of the associated flip-flop either a non-inverted output signal or an inverted output signal, said D flip-flops and said inverters of said combinatorial networks consisting only of NAND gates, outputs from both sides of the associated flip-flop being connected to the input of said first inverter and said second inverter, respectively, the outputs of said first and second inverters being connected to each other and to the D input of the associated flip-flop, said first output of each flip-flop connected to the outputs of said fourth and sixth inverters, and said second output of each flip-flop connected to the outputs of said third and fifth inverters, respectively, while the input of one of the pairs of inverters receives the first state signal having a given binary value when all the preceding flip-flops are in the "one" state and the input of the other of the pairs of inverters receives the second signal having a given binary value when all the preceding flip-flops are in the state "zero" and, depending upon the value of the directional control signal, both inverters of one pair or both inverters of the other pair are cut off simultaneously.
Claim 3
Dependent Claim
37 words
A circuit arrangement as claimed in claim 1, characterized in that the two state signals for at least some of the combinatorial networks are produced by the connection of one selected output of all the preceding flip-flops.
Claim 4
Dependent Claim
55 words
A circuit arrangement as claimed in claim 1, characterized in that a further output of the inverter connected to the non-inverted output of the flip-flop supplies the first state signal and the connection of a further output of the sixth inverter with a selected further inverted output of the flip-flop supplies the second state signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-07-19 | 1992-01-18 | 1992-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-07-19 | 1996-01-18 | 1996-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-07-19 | 2000-01-18 | 2000-07-19 | $7700.00 | Window Closed / Lapsed |