Patent US4754278A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4754278A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for the in-line measurement of background noise for MTI radar with suppression of samples not originating from noise, and digital device embodying said method

Assignee: Contraves Italiana SpA
•
Filing: 1986-05-12
•
Granted: 1988-06-28
•
Expires: 2006-05-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus is provided for the automatic in-line measurement of background noise for MTI radar with automatic suppression of samples not originating from noise. The background noise level is determined by making use of summing and shifting operations only, and the suppression of samples not originating from noise is obtained by utilizing the information derived from a normal radar detector so that samples identified as true targets shall not contribute to the calculation of background noise level. The apparatus comprises a multiplexer circuit (22), a first shifting circuit (23), a storage element (24), a second shifting circuit (25), an inverter (21), and a counter (26).

Inventors

  • 👤 Umberto Fazio
  • 👤 Alessandro Di Berardino
  • 👤 Mauro Mecucci

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 15:40
CPC Classifications
G; G01; G01S; G01S7/00; G01S7/02; G01S7/40; G01S13/00; G01S13/02; G01S13/50; G01S13/52; G01S13/522; G01S13/524; G01S13/5246

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 201 words
A device for the in-line measurement of background noise in an MTI radar equipped with a target detector circuit which is driven by the absolute value of the MTI filter output signal and provides a binary target signal when a target is present, said device comprising: (a) an inverter having an input coupled to receive said binary target signal, and two outputs; (b) a multiplexer circuit having a first input coupled to receive a zero level logic signal, a second input coupled to receive the absolute value of said MTI filter output signal, a third input coupled to one of said outputs of said inverter, and an output; (c) a first shifting circuit having an input coupled to said output of said multiplexer, and an output; (d) a storage element having an input coupled to said output of said first shifting circuit and an output; (e) a counter having an input coupled to the other output of said inverter, and an output; and (f) a second shifting circuit having a first input coupled to said output of said storage element, a second input coupled to said counter and an output on which a signal representative of said background noise is provided.
Claim 2
Independent Claim 201 words
A device for the in-line measurement of background noise in an MTI radar equipped with a target detector circuit which is driven by the absolute value of the MTI filter output signal and provides a binary target signal when a target is present, said device comprising: (a) an inverter having an input coupled to receive said binary target signal, and two outputs; (b) a multiplexer circuit having a first input coupled to receive a zero level logic signal, a second input coupled to receive the absolute value of said MTI filter output signal, a third input coupled to one of said outputs of said inverter, and an output; (c) a first shifting circuit having an input coupled to said output of said multiplexer, and an output; (d) a storage element having an input coupled to said output of said first shifting circuit and an output; (e) a counter having an input coupled to the other output of said inverter, and an output; and (f) a second shifting circuit having a first input coupled to said output of said storage element, a second input coupled to said counter and an output on which a signal representative of said background noise is provided.

References Cited (Backward Citations)

US3761922A Cited
US3778822A Cited
US3995270A Cited
US4031364A Cited
US4213127A Cited
US4249177A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-06-28 1991-12-28 1992-06-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-06-28 1995-12-28 1996-06-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-06-28 1999-12-28 2000-06-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag