Patent US3721828A successfully refreshed from Google Patents.
Patent US271838A successfully refreshed from Google Patents.
Patent US4752703A successfully refreshed from Google Patents.
US4752703A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Current source polarity switching circuit
Assignee: Industrial Technology Research Institute
•
Filing: 1987-04-23
•
Granted: 1988-06-21
•
Expires: 2007-04-23
Abstract
Abstract An analog current source polarity switching circuit composed of a pair of main P-channel and N-channel polarity switching transistors is supplemented by a dummy load switching circuit for connecting each current source transistor in the polarity switching circuit to a dummy load when the main polarity switching transistor is turned off and for disconnecting the dummy load when the main polarity switchng transistor is turned on. The dummy load switching circuit preferably employs a second pair of complementary P-channel and N-channel transistors controlled through an inverter from the input to the main polarity switching transistor circuit. MOSFET transistors are employed throughout the circuit.
Inventors
- 👤 Shyuh-Der Lin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 22:14
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/6871; H03K17/6872; H03K17/16; H03K17/161; H03K17/162; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
123 words
In an analog circuit a sourcing current transistor and a sinking current transistor connected, respectively, to two different level power sources, a complementary pair of polarity switching transistors respectively connecting said sourcing current transistor and said sinking current transistor to a working load, the control electrodes of said pair of complementary polarity switching transistors being connected to a variable level input signal whereby said polarity switching transistors are alternately turned on and off, a dummy load, a pair of complementary dummy load switching transistors, each of said dummy load switching transistors being connected to different ones of said sourcing current transistor and said sinking current transistor, and an inverter connecting the control electrodes of said dummy load switching transistors to said input signal.
Claim 2
Dependent Claim
123 words
In an analog circuit a sourcing current transistor and a sinking current transistor connected, respectively, to two different level power sources, a complementary pair of polarity switching transistors respectively connecting said sourcing current transistor and said sinking current transistor to a working load, the control electrodes of said pair of complementary polarity switching transistors being connected to a variable level input signal whereby said polarity switching transistors are alternately turned on and off, a dummy load, a pair of complementary dummy load switching transistors, each of said dummy load switching transistors being connected to different ones of said sourcing current transistor and said sinking current transistor, and an inverter connecting the control electrodes of said dummy load switching transistors to said input signal.
Claim 3
Dependent Claim
62 words
The analog circuit of claim 1 wherein said sourcing current transistor and said sinking current transistor are a complementary pair of N-channel type and P-channel type MOS transistors, said polarity switching transistors are a complementary pair of N-channel type and P-channel type MOS transistors and said dummy load switching transistors are a complementary pair of N-channel type and P-channel type MOS transistors.
Claim 4
Dependent Claim
25 words
The analog circuit of claim 1 wherein the voltage level of said dummy load is maintained at the same voltage level as said working load.
Claim 5
Dependent Claim
25 words
The analog circuit of claim 2 wherein the voltage level of said dummy load is maintained at the same voltage level as said working load.
References Cited (Backward Citations)
US3140408A
Cited
US3942039A
Cited
US4122360A
Cited
US4115740A
Cited
US4323796A
Cited
US4578600A
Cited
US4700088A
Cited
US4567378A
Cited
US4622482A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-06-21 | 1991-12-21 | 1992-06-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-06-21 | 1995-12-21 | 1996-06-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-06-21 | 1999-12-21 | 2000-06-21 | $7700.00 | Window Closed / Lapsed |