Patent US4627761A successfully refreshed from Google Patents.
Patent FR971021A successfully refreshed from Google Patents.
Patent JPS5666089A successfully refreshed from Google Patents.
US4739503A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Carry/borrow propagate adder/subtractor
Assignee: General Electric Co
•
Filing: 1986-04-21
•
Granted: 1988-04-19
•
Expires: 2006-04-21
Abstract
Abstract A digital arithmetic combiner having improved overflow signal propagation delay characteristics is disclosed. Such an arithmetic combiner includes a tristate device having a data input terminal coupled to an overflow input terminal and a data terminal coupled to an overflow output terminal. A tristate control terminal is coupled to the output of logic circuitry. The logic circuitry is responsive to operand input signals and enables the tristate device to generate a signal at its data output terminal when the operand input signals have different logic states. In addition, an overflow generator is responsive to the operand input signals, and generates a signal indicating overflow conditions at the overflow output terminal when the operand input signals have the same logic state.
Inventors
- 👤 John Armer
- 👤 Erwin J. Wittmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 19:27
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/50; G06F7/501; G06F7/502; G06F2207/00; G06F2207/38; G06F2207/3804; G06F2207/386; G06F2207/3876
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
162 words
A digital arithmetic combiner, comprising: respective overflow input and output terminals; respective operand input terminals; a tristate device having a data input terminal coupled to said overflow input terminal, a data output terminal coupled to said overflow output terminal, and a tristate control terminal, and including first and second controlled switches having control electrodes coupled to said tristate control terminal and having primary conduction paths serially coupled between a source of operating potential and a source of reference potential; an overflow generator having respective input terminals coupled to said operand input terminals, and an output terminal coupled to said overflow output terminal, for generating a signal indicating overflow conditions when the signals at said operand input terminals have the same logic states; and logic circuitry coupled between said operand input terminals and said tristate control terminal for enabling said tristate device to generate a signal at said data output terminal when the signals at said operand input terminals have different logic states.
Claim 2
Dependent Claim
162 words
A digital arithmetic combiner, comprising: respective overflow input and output terminals; respective operand input terminals; a tristate device having a data input terminal coupled to said overflow input terminal, a data output terminal coupled to said overflow output terminal, and a tristate control terminal, and including first and second controlled switches having control electrodes coupled to said tristate control terminal and having primary conduction paths serially coupled between a source of operating potential and a source of reference potential; an overflow generator having respective input terminals coupled to said operand input terminals, and an output terminal coupled to said overflow output terminal, for generating a signal indicating overflow conditions when the signals at said operand input terminals have the same logic states; and logic circuitry coupled between said operand input terminals and said tristate control terminal for enabling said tristate device to generate a signal at said data output terminal when the signals at said operand input terminals have different logic states.
Claim 3
Dependent Claim
99 words
The combiner of claim 1, wherein: said overflow generator produces at said output terminal a signal having a first state when said operand input signals are both logic `1` signals, and a second state when said operand input signals are both logic `0` signals; and said tristate device is operative when said operand input signals have different logic states to produce at said data output terminal a signal having a first state when the signal at said overflow input terminal is a logic `1` signal and a second state when said overflow input signal is a logic `0` signal.
Claim 4
Dependent Claim
34 words
The combiner of claim 2, wherein said logic circuitry comprises an exclusive OR gate having respective input terminals coupled to said operand input terminals and an output terminal coupled to said tristate control input.
Claim 5
Dependent Claim
117 words
The combiner of claim 3, wherein said tristate device comprises: a serial connection of the primary conduction paths of said first controlled switch and a third controlled switch between said overflow output terminal and a source of supply corresponding to said first state, wherein the control electrode of said third controlled switch is coupled to said output terminal of said exclusive OR gate; and a serial connection of the primary conduction paths of said second controlled switch and a fourth controlled switch between said overflow output terminal and a source of supply corresponding to said second state, wherein the control electrode of said fourth controlled switch is coupled to said output terminal of said exclusive OR gate.
Claim 6
Dependent Claim
127 words
A digital arithmetic combiner, comprising: respective overflow input and output terminals; respective operand input terminals; a tristate inverter having a data input coupled to said overflow input terminal, a data output coupled to said overflow output terminal, and a tristate control input terminal; an overflow generator having respective input terminals coupled to said operand input terminals, and an output terminal coupled to said overflow output terminal, for generating a signal indicating overflow conditions when the signals at said operand input terminals have the same logic state; and logic circuitry coupled between said operand input terminals and said tristate control input terminal for enabling said tristate inverter to generate a signal at said data output terminal when the signals at said operand input terminals have different logic states.
Claim 7
Dependent Claim
127 words
A digital arithmetic combiner, comprising: respective overflow input and output terminals; respective operand input terminals; a tristate inverter having a data input coupled to said overflow input terminal, a data output coupled to said overflow output terminal, and a tristate control input terminal; an overflow generator having respective input terminals coupled to said operand input terminals, and an output terminal coupled to said overflow output terminal, for generating a signal indicating overflow conditions when the signals at said operand input terminals have the same logic state; and logic circuitry coupled between said operand input terminals and said tristate control input terminal for enabling said tristate inverter to generate a signal at said data output terminal when the signals at said operand input terminals have different logic states.
References Cited (Backward Citations)
US4357675A
Cited
US4439835A
Cited
US4471454A
Cited
US4564921A
Cited
US4523292A
Cited
US4536855A
Cited
US4563751A
Cited
US4685079A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-04-19 | 1991-10-19 | 1992-04-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-04-19 | 1995-10-19 | 1996-04-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-04-19 | 1999-10-19 | 2000-04-19 | $7700.00 | Window Closed / Lapsed |