← Back to Patent Explorer
US4733217A Expired / Lapsed US ⏱️ 0.0 years remaining

Subranging analog to digital converter

Assignee: RCA Licensing Corp
•
Filing: 1986-05-08
•
Granted: 1988-03-22
•
Expires: 2006-05-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A subranging analog-to-digital converter is disclosed. A coarse analog-to-digital converter has an analog input terminal coupled to a source of analog signal, a digital output terminal, and a range indication output terminal. First and second fine analog-to-digital converters each have an analog input terminal coupled to the analog signal source, a range selection input terminal coupled to the range indication output terminal, and a digital output terminal. A combining circuit has input terminals coupled to the digital output terminals of the coarse and first and second fine analog-to-digital converters. The coarse analog-to-digital converter operates on every clock cycle, and the fine analog-to-digital converters operate alternately on every other clock cycle to produce a sequence of digital samples representing the analog signal, one for each clock cycle.

Inventors

  • 👤 Andrew G. F. Dingwall

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 17:56
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/1205; H03M1/121; H03M1/1215; H03M1/14; H03M1/145

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 120 words
A subranging analog-to-digital converter, comprising: an analog input terminal; a coarse analog-to-digital converter having an analog input port coupled to said input terminal, a digital output terminal and a range indication output terminal; first and second fine analog-to-digital converters each having an analog input port coupled to said input terminal, a range selection input terminal coupled to said range indication output terminal, and a digital output terminal; and means having respective input terminals coupled to the digital output terminals of said coarse and said first and second fine analog-to-digital converters for alternately combining signals from said first and second fine analog-to-digital converters with signals from said coarse analog-to-digital converter to produce a sequence of digital samples representing said analog signal.
Claim 2
Dependent Claim 120 words
A subranging analog-to-digital converter, comprising: an analog input terminal; a coarse analog-to-digital converter having an analog input port coupled to said input terminal, a digital output terminal and a range indication output terminal; first and second fine analog-to-digital converters each having an analog input port coupled to said input terminal, a range selection input terminal coupled to said range indication output terminal, and a digital output terminal; and means having respective input terminals coupled to the digital output terminals of said coarse and said first and second fine analog-to-digital converters for alternately combining signals from said first and second fine analog-to-digital converters with signals from said coarse analog-to-digital converter to produce a sequence of digital samples representing said analog signal.
Claim 3
Dependent Claim 29 words
The converter of claim 1 wherein said coarse and said first and second fine analog-to-digital converters each comprise a sample and hold circuit responsive to said analog input signal.
Claim 4
Dependent Claim 61 words
The converter of claim 2 wherein said sample and hold circuits of said coarse and said first fine analog-to-digital converters are conditioned to sample simultaneously at successive points in time, and said sample and hold circuits of said coarse and said second fine analog-to-digital converters are conditioned to sample simultaneously at points of time intermediate to said successive points in time.
Claim 5
Dependent Claim 93 words
The converter of claim 1, wherein: said subranging analog-to-digital converter produces said sequence of digital samples each having n bits, where n is an integer greater than 2; said coarse analog-to-digital converter includes a coarse resistor element having 2 x coarse segments having substantially equal ohmic increments, where x is an integer less than n; and said first and second fine analog-to-digital converters each respectively include a fine resistor string having 2 x fine segments connected in parallel with a corresponding coarse segment, and each fine segment being subdivided into 2.sup.(n-x) fine subsegments.

References Cited (Backward Citations)

US3597761A Cited
US3820112A Cited
US4345241A Cited
US4398179A Cited
US4456904A Cited
US4542370A Cited
US4571574A Cited
US4612531A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-03-22 1991-09-21 1992-03-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-03-22 1995-09-21 1996-03-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-03-22 1999-09-21 2000-03-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag