Patent US3332322A successfully refreshed from Google Patents.
Patent US4723245A successfully refreshed from Google Patents.
US4723245A
Expired / Lapsed
US
⏱️ 0.0 years remaining
IC chip error detecting and correcting method including automatic self-checking of chip operation
Assignee: Unisys Corp
•
Filing: 1985-07-01
•
Granted: 1988-02-02
•
Expires: 2005-07-01
Abstract
Abstract A method employing two identical IC chips for providing error detecting and correcting operations on a plurality of input bits comprised of input data bits and input check bits, wherein a single one of the IC chips has an insufficient number of available outputs to provide all of the required outputs. The method includes applying the input data bits and the input check bits to the input terminals of each IC chip in an inverse manner relative to one another, and then performing the error detecting and correcting operations on each chip in accordance with an inversely symmetrical Hamming code. In addition, by taking advantage of redundancies in the performance of error detecting operations, the method also provides for automatic self-checking of chip operations.
Inventors
- 👤 Duane W. Leslie
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 07:41
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/13
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
185 words
A method for providing error detecting operations on a plurality of input signals, said method comprising: providing first and second integrated circuit chips each having a plurality of input terminals and each also having error detecting circuitry for performing error detecting operations on signals applied to said input terminals and for producing at least one error indication in response thereto, wherein said error detecting circuitry on each chip is of like design and has an inverse symmetrical response characteristic relative to said predetermined plurality of input signals; coupling input signals to the input terminals of said chips such that at least a predetermined plurality of input signals are coupled to the input terminals of both of said integrated circuit chips, wherein the coupling of said predetermined plurality of input signals to the chip input terminals of said first chip is inverse relative to the coupling thereof to the chip input terminals of said second chip; and comparing error indications produced by said chips in response to said input signals and producing a chip error signals when said error indications are inconsistent with proper chip operation.
Claim 2
Independent Claim
185 words
A method for providing error detecting operations on a plurality of input signals, said method comprising: providing first and second integrated circuit chips each having a plurality of input terminals and each also having error detecting circuitry for performing error detecting operations on signals applied to said input terminals and for producing at least one error indication in response thereto, wherein said error detecting circuitry on each chip is of like design and has an inverse symmetrical response characteristic relative to said predetermined plurality of input signals; coupling input signals to the input terminals of said chips such that at least a predetermined plurality of input signals are coupled to the input terminals of both of said integrated circuit chips, wherein the coupling of said predetermined plurality of input signals to the chip input terminals of said first chip is inverse relative to the coupling thereof to the chip input terminals of said second chip; and comparing error indications produced by said chips in response to said input signals and producing a chip error signals when said error indications are inconsistent with proper chip operation.
Claim 3
Independent Claim
215 words
A method for providing error detecting operations on a plurality of input signals, wherein at least a predetermined plurality of input signals comprise input data bits and input check bits, and wherein said input check bits have values determined based on an inversely symmetrical Hamming code, said method comprising: providing first and second integrated circuit chips of like design each having a plurality of input terminals and each also having error detecting circuitry for performing error detecting operations on signals applied to said input terminals and for producing at least one error indication in response thereto, wherein said error detecting circuitry operates to provide for performing detecting operations on said input bits based on said inversely symmetrical Hamming code; coupling input signals to the input terminals of said chips such that said predetermined plurality of input signals are coupled to the input terminals of both of said integrated circuit chips, wherein the coupling of said predetermined plurality of input signals to the chip input terminals of said first chip is inverse relative to the coupling thereof to the chip input terminals of said second chip; and comparing error indications produced by said chips in response to said input signals and producing a chip error signal when said error indications are inconsistent with proper chip operation.
Claim 4
Independent Claim
215 words
A method for providing error detecting operations on a plurality of input signals, wherein at least a predetermined plurality of input signals comprise input data bits and input check bits, and wherein said input check bits have values determined based on an inversely symmetrical Hamming code, said method comprising: providing first and second integrated circuit chips of like design each having a plurality of input terminals and each also having error detecting circuitry for performing error detecting operations on signals applied to said input terminals and for producing at least one error indication in response thereto, wherein said error detecting circuitry operates to provide for performing detecting operations on said input bits based on said inversely symmetrical Hamming code; coupling input signals to the input terminals of said chips such that said predetermined plurality of input signals are coupled to the input terminals of both of said integrated circuit chips, wherein the coupling of said predetermined plurality of input signals to the chip input terminals of said first chip is inverse relative to the coupling thereof to the chip input terminals of said second chip; and comparing error indications produced by said chips in response to said input signals and producing a chip error signal when said error indications are inconsistent with proper chip operation.
Claim 5
Dependent Claim
23 words
The invention in accordance with claim 1 or 2, wherein said at least one error indication is indicative of a single bit error.
Claim 6
Dependent Claim
23 words
The invention in accordance with claim 1 or 2, wherein said at least one error indication is indicative of a multiple bit error.
Claim 7
Dependent Claim
27 words
The invention in accordance with claim 1 or 2, wherein said at least one error includes a single bit error indication and a multiple bit error indication.
Claim 8
Dependent Claim
34 words
The invention in accordance with claim 2, wherein said error detecting circuitry on each chip is of like design and has an inverse symmetrical response characteristic relative to said predetermined plurality of input signals.
Claim 9
Dependent Claim
50 words
The invention in accordance with claim 1 or 2, wherein the coupling of the input signals corresponding to said input data bits to the chip input terminals of one of said chips is the inverse of the wiring thereof to the chip input terminals of the other of said chips.
Claim 10
Dependent Claim
31 words
The invention in accordance with claim 7, wherein the input signals corresponding to said input check bits are also inversely coupled with respect to the chip input terminals of said chips.
References Cited (Backward Citations)
US3781796A
Cited
US3931505A
Cited
US4020460A
Cited
US4176258A
Cited
US4233682A
Cited
US4426699A
Cited
US4569051A
Cited
US4541094A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-02-01 | 1991-08-03 | 1992-02-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-02-01 | 1995-08-03 | 1996-02-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-02-01 | 1999-08-03 | 2000-02-02 | $7700.00 | Window Closed / Lapsed |