US4720738A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Focal plane array structure including a signal processing system
Assignee: Raytheon Co
•
Filing: 1986-08-21
•
Granted: 1988-01-19
•
Expires: 2006-08-21
Abstract
Abstract A structure for a focal plane array substrate is disclosed that includes a focal plane array positioned above a semiconductor substrate containing a signal processor. The signal processor is connected to the image detection elements of the focal plane array by connections through the focal plane array chip itself. A method for interconnecting an image array to a signal processor located beneath the image array is also disclosed. This method includes forming holes in the imager array and forming buses connecting the imager array elements to conductors located in the holes that extend to bonding pads connected to the signal processor located below.
Inventors
- 👤 Arturo Simmons
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 12:26
CPC Classifications
H; H10; H10F; H10F39/00; H10F39/10; H10F39/12; H10F39/15; H10F39/157; H10F39/1575
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
143 words
An integrated detector array and signal processor, comprising: (a) a substantially planar first substrate containing an electrical circuit on one of the planar surfaces thereof; (b) a substantially planar second substrate disposed over said one planar surface of said first substrate and containing an array of detectors on the planar surface thereof remote from said first substrate; (c) a first electrically insulating layer affixed to the surface of said second substrate opposite said surface containing said array, said second substrate being substantially parallel to, affixed to and insulated from said first substrate by said first electrically insulating layer; (d) an aperture having side walls and extending through said second substrate and said first insulating layer; (e) a second electrically insulating layer disposed over a surface of said second substrate remote from said first substrate and extending along the walls of said aperture; and
Claim 2
Dependent Claim
143 words
An integrated detector array and signal processor, comprising: (a) a substantially planar first substrate containing an electrical circuit on one of the planar surfaces thereof; (b) a substantially planar second substrate disposed over said one planar surface of said first substrate and containing an array of detectors on the planar surface thereof remote from said first substrate; (c) a first electrically insulating layer affixed to the surface of said second substrate opposite said surface containing said array, said second substrate being substantially parallel to, affixed to and insulated from said first substrate by said first electrically insulating layer; (d) an aperture having side walls and extending through said second substrate and said first insulating layer; (e) a second electrically insulating layer disposed over a surface of said second substrate remote from said first substrate and extending along the walls of said aperture; and
Claim 3
Dependent Claim
46 words
(f) an electrical connection extending from said surface of said second substrate remote from said first substrate, through said aperture in said first insulating layer and second substrate and insulated from said second substrate by said second insulating layer, to said circuit on said first substrate.
Claim 4
Dependent Claim
46 words
(f) an electrical connection extending from said surface of said second substrate remote from said first substrate, through said aperture in said first insulating layer and second substrate and insulated from said second substrate by said second insulating layer, to said circuit on said first substrate.
Claim 5
Dependent Claim
25 words
The integrated detector array and signal processor of claim 1, wherein: said first substrate is substantially silicon; and said second substrate is mercury cadmium telluride.
Claim 6
Dependent Claim
19 words
The integrated detector array and signal processor of claim 2 wherein said first insulating layer is an epoxy resin.
Claim 7
Dependent Claim
38 words
The integrated detector array and signal processor of claim 2 wherein said circuit includes a bonding pad, said electrical connection extending to said pad and being isolated from said second substrate by an infrared transparent electrically insulating layer.
References Cited (Backward Citations)
SU152258A1
Cited
US3564358A
Cited
US3648131A
Cited
US4104674A
Cited
JPS5568684A
Cited
JPS5583819A
Cited
US4449044A
Cited
US4547792A
Cited
JPS5773984A
Cited
US4381602A
Cited
US4521798A
Cited
GB2100927A
Cited
US4460915A
Cited
US4566024A
Cited
US4507674A
Cited
US4570329A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-01-18 | 1991-07-20 | 1992-01-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-01-18 | 1995-07-20 | 1996-01-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-01-18 | 1999-07-20 | 2000-01-19 | $7700.00 | Window Closed / Lapsed |