← Back to Patent Explorer
US4720467A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming a capacitor-transistor integrated circuit

Assignee: International Business Machines Corp
•
Filing: 1986-09-29
•
Granted: 1988-01-19
•
Expires: 2006-09-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Process and structure for semiconductor chip capacitors having high capacitance with variations in applied voltage without adding process steps to fabricate same.

Inventors

  • 👤 Raymond A. Muggli
  • 👤 Terence P. McCaffrey

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 19:01
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/201; H10D84/204; H10D84/212; H10D84/01; H10D84/0123; H10D84/0126; H10D84/013; H10D84/0133; H10D84/02; H10D84/03; H10D84/038

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 167 words
In an integrated circuit, the method of forming a capacitor structure at the same time as structure for transistors, each having a source, drain and gate, said method comprising the steps of: providing a substrate; forming a well of a first conductivity type in the substrate; forming a high concentration impurity region of a second conductivity type in the well to form a first capacitor plate at the same time that impurity regions for the source and drain of the transistors are formed; forming an oxide layer having access holes over the first-mentioned impurity region to form the capacitor dielectric at the same time that an oxide layer for the gates of the transistors is formed; forming a layer of high conductivity material over the first-mentioned oxide layer to form a second capacitor plate; and forming a layer of metalization over the first-mentioned oxide layer which is connected to the high concentration impurity region via the access holes to provide electrical connection to the first capacitor plate.
Claim 2
Dependent Claim 167 words
In an integrated circuit, the method of forming a capacitor structure at the same time as structure for transistors, each having a source, drain and gate, said method comprising the steps of: providing a substrate; forming a well of a first conductivity type in the substrate; forming a high concentration impurity region of a second conductivity type in the well to form a first capacitor plate at the same time that impurity regions for the source and drain of the transistors are formed; forming an oxide layer having access holes over the first-mentioned impurity region to form the capacitor dielectric at the same time that an oxide layer for the gates of the transistors is formed; forming a layer of high conductivity material over the first-mentioned oxide layer to form a second capacitor plate; and forming a layer of metalization over the first-mentioned oxide layer which is connected to the high concentration impurity region via the access holes to provide electrical connection to the first capacitor plate.
Claim 3
Dependent Claim 16 words
The method as in claim 1 wherein the first and second conductivity types are the same.
Claim 4
Dependent Claim 22 words
The method as in claim 2 wherein the conductivity type of the substrate is different from the first and second conductivity types.
Claim 5
Dependent Claim 29 words
The method as in claim 2 wherein: the first and second conductivity types are N type; the oxide layer is silicon dioxide; and the high conductivity material is polysilicon.
Claim 6
Dependent Claim 15 words
The method as in claim 1 wherein the first and second conductivity types are different.
Claim 7
Dependent Claim 19 words
The method as in claim 5 wherein the substrate is the same conductivity type as the second conductivity type.
Claim 8
Dependent Claim 14 words
The method as in claim 6 wherein the second conductivity type is P type.

References Cited (Backward Citations)

US4216451A Cited
US4384218A Cited
US4413401A Cited
US4559548A Cited
US4507159A Cited
US4536947A Cited
US4570331A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-01-18 1991-07-20 1992-01-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-01-18 1995-07-20 1996-01-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-01-18 1999-07-20 2000-01-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag