US4715016A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory safeguard device for microprocessor
Assignee: D'APPLICATIONS GENERALES D'ELECTRICITE ET DE MECANIQUE DAGEM Ste
•
Filing: 1985-10-07
•
Granted: 1987-12-22
•
Expires: 2005-10-07
Abstract
Abstract A microprocessor memory safeguard device comprising a switch having two it terminals and a common terminal. The common terminal is connected to a first terminal of the memory and to the logic zero of the microprocessor. The other input terminal of the switch is connected to one terminal of a battery. The second terminal of the memory is connected to the other terminal of the battery. The second input terminal of the switch is connected to an initialization line of the processor whose initialization input is also connected to the line. The initialization line is connected directly to a power supply source. The initialization line could also be a data bus interconnecting a plurality of microprocessors.
Inventors
- 👤 Sylves Lamiaux
- 👤 Alex Kuhn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 16:01
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/30; G06F1/24
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
179 words
A microprocessor memory safeguard device, comprising: a safeguard battery having a pair of terminals; and connection means for connecting said terminals to terminals of a microprocessor memory, said connection means comprising a switching means with (i) a first input terminal, (ii) a second input terminal and (iii) a common terminal adapted to be connected to (i) one of said terminals of said microprocessor memory and (ii) a logic zero input of said microprocessor, one of said first input terminal and said second input terminal of said switching means being connected to one of said terminals of said battery, the other of said terminals of said battery being adapted to be connected to another terminal of said microprocessor memory, the other of said first input terminal and said second input terminal of said switching means being adapted to be connected to an initialization line for initializing said microprocessor, and said common terminal being engageable with said other of said first input terminal and said second input terminal of said switching means to engage said switching means with said initialization line.
Claim 2
Dependent Claim
179 words
A microprocessor memory safeguard device, comprising: a safeguard battery having a pair of terminals; and connection means for connecting said terminals to terminals of a microprocessor memory, said connection means comprising a switching means with (i) a first input terminal, (ii) a second input terminal and (iii) a common terminal adapted to be connected to (i) one of said terminals of said microprocessor memory and (ii) a logic zero input of said microprocessor, one of said first input terminal and said second input terminal of said switching means being connected to one of said terminals of said battery, the other of said terminals of said battery being adapted to be connected to another terminal of said microprocessor memory, the other of said first input terminal and said second input terminal of said switching means being adapted to be connected to an initialization line for initializing said microprocessor, and said common terminal being engageable with said other of said first input terminal and said second input terminal of said switching means to engage said switching means with said initialization line.
Claim 3
Dependent Claim
20 words
The device as in claim 1, wherein said initialization line is connected to an initialization output of a power source.
Claim 4
Dependent Claim
40 words
The device as in claim 1, wherein said initialization line is a series data bus adapted to interconnect a plurality of microprocessors, and further comprising at least one power source having an initialization output connected to said series data bus.
References Cited (Backward Citations)
US3980935A
Cited
US3978457A
Cited
US4145761A
Cited
US4148099A
Cited
EP0027432A2
Cited
US4288865A
Cited
US4461003A
Cited
US4463446A
Cited
US4464584A
Cited
US4451742A
Cited
US4489394A
Cited
US4421977A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-12-21 | 1991-06-22 | 1991-12-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-12-21 | 1995-06-22 | 1995-12-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-12-21 | 1999-06-22 | 1999-12-22 | $7700.00 | Window Closed / Lapsed |