Patent FR2015366A1 successfully refreshed from Google Patents.
Patent US4714949A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4714949A Expired / Lapsed US ⏱️ 0.0 years remaining

Electrostatic discharge protection using thin nickel fuse

Assignee: Raytheon Co
•
Filing: 1986-09-12
•
Granted: 1987-12-22
•
Expires: 2006-09-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The disclosure relates to a system for protecting HgCdTe and the like MIS arrays from breakdown during fabrication due to electrostatic charge buildup on the array capacitors. This is accomplished by building into the structure a short circuit across the capacitor plates with a fuse region therein that will evaporate when a voltage is placed thereacross which is sufficient to cause evaporation and low enough not to damage the capacitors.

Inventors

  • 👤 Arturo Simmons
  • 👤 Shawn T. Walsh
  • 👤 Charles G. Roberts

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 08:07
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/60; H10D89/601; H10W; H10W42/00; H10W42/60

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 170 words
A MIS array semiconductor device in which each device comprises: (a) a semiconductor substrate, (b) a first insulating layer on said substrate, and (c) an electrically conductive layer on said insulating layer, said conductive layer being patterned into an MIS element, said element including a gate and a fuse, said first insulating layer forming the gate insulator and defining a first via therethrough associated with said MIS element, said fuse being a narrow portion of said conductive layer connected at one end to said gate and connected at the other end to said substrate through said first via, said gate connected to a bond pad, said narrow portion of width being sufficiently thin to blow the fuse with a voltage applied to said gate relative to said substrate that is below the minimum voltage required to damage said insulating layer or substantially move fixed charge in said insulating layer, (d) whereby said fuse short circuits the MIS capacitor formed by said gate with said substrate until said fuse is blown.
Claim 2
Dependent Claim 170 words
A MIS array semiconductor device in which each device comprises: (a) a semiconductor substrate, (b) a first insulating layer on said substrate, and (c) an electrically conductive layer on said insulating layer, said conductive layer being patterned into an MIS element, said element including a gate and a fuse, said first insulating layer forming the gate insulator and defining a first via therethrough associated with said MIS element, said fuse being a narrow portion of said conductive layer connected at one end to said gate and connected at the other end to said substrate through said first via, said gate connected to a bond pad, said narrow portion of width being sufficiently thin to blow the fuse with a voltage applied to said gate relative to said substrate that is below the minimum voltage required to damage said insulating layer or substantially move fixed charge in said insulating layer, (d) whereby said fuse short circuits the MIS capacitor formed by said gate with said substrate until said fuse is blown.
Claim 3
Dependent Claim 28 words
A semiconductor device as set forth in claim 1 wherein gate region has a cross-sectional area at least about ten times the cross-sectional area of said fuse region.
Claim 4
Dependent Claim 46 words
A semiconductor device as set forth in claim 1 further including a second insulating layer disposed over said conductive layer and defining a second via therethrough associated with each MIS element and a bond pad on said second insulating layer electrically coupled to said gate region.
Claim 5
Dependent Claim 46 words
A semiconductor device as set forth in claim 2 further including a second insulating layer disposed over said conductive layer and defining a second via therethrough associated with each MIS element and a bond pad on said second insulating layer electrically coupled to said gate region.
Claim 6
Dependent Claim 40 words
A semiconductor device as set forth in claim 1 wherein said substrate is HgCdTe, said first insulating layer is ZnS and said electrically conductive layer is taken from the class consisting of Ni, Al and Ni selectively coated with Al.
Claim 7
Dependent Claim 40 words
A semiconductor device as set forth in claim 2 wherein said substrate is HgCdTe, said first insulating layer is ZnS and said electrically conductive layer is taken from the class consisting of Ni, Al and Ni selectively coated with Al.
Claim 8
Dependent Claim 40 words
A semiconductor device as set forth in claim 3 wherein said substrate is HgCdTe, said first insulating layer is ZnS and said electrically conductive layer is taken from the class consisting of Ni, Al and Ni selectively coated with Al.
Claim 9
Dependent Claim 40 words
A semiconductor device as set forth in claim 4 wherein said substrate is HgCdTe, said first insulating layer is ZnS and said electrically conductive layer is taken from the class consisting of Ni, Al and Ni selectively coated with Al.
Claim 10
Dependent Claim 26 words
A semiconductor device as set forth in claim 7 wherein said second insulating layer is formed of ZnS and said bond pad is formed in indium.
Claim 11
Dependent Claim 26 words
A semiconductor device as set forth in claim 8 wherein said second insulating layer is formed of ZnS and said bond pad is formed of indium.
Claim 12
Dependent Claim 24 words
A semiconductor device as set forth in claim 3 wherein a layer of Al is disposed at the interior end of said second via.
Claim 13
Dependent Claim 24 words
A semiconductor device as set forth in claim 4 wherein a layer of Al is disposed at the interior end of said second via.

References Cited (Backward Citations)

US4045310A Cited
US4072976A Cited
US4206003A Cited
US4360732A Cited
US4437969A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-12-21 1991-06-22 1991-12-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-12-21 1995-06-22 1995-12-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-12-21 1999-06-22 1999-12-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag