Patent US4709341A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4709341A Expired / Lapsed US ⏱️ 0.0 years remaining

Self-monitoring system for detecting error at output port during cold start of microprocessor system

Assignee: Nissan Motor Co Ltd
•
Filing: 1984-11-09
•
Granted: 1987-11-24
•
Expires: 2004-11-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A self-monitor system for a microprocessor performs self-checking during cold-start of the microprocessor. Self-checking is performed by applying a dummy load to a specific output port, and detecting the signal level at a checking port connected to the specific output port so that the output level at the check port coincides with the dummy load applied to the specific output port within a predetermined allowable time lag. An alarm is produced and a fail-safe operation is carried out if the signal level at the check port coincident with the dummy load is not detected within a given period of time after the allowable time lag.

Inventors

  • 👤 Toshiro Matsuda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 22:20
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0703; G06F11/0751

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 125 words
A self-monitor system for a microprocessor system comprising: a specific output port incorporated in said microprocessor system and connected to a load to be controlled by an output of the microprocessor; a check port electrically connected to said specific output port; first means, associated with said specific output port and responsive to a specific operational condition of the microprocessor to output a unique value through said specific output port; and second means for detecting electrical conditions at said check port and producing an alarm signal when electrical conditions at said check port do not indicate output of said unique value through said specific output port within a predetermined allowable time lag after said first means first outputs said unique value through said specific output port.
Claim 2
Dependent Claim 125 words
A self-monitor system for a microprocessor system comprising: a specific output port incorporated in said microprocessor system and connected to a load to be controlled by an output of the microprocessor; a check port electrically connected to said specific output port; first means, associated with said specific output port and responsive to a specific operational condition of the microprocessor to output a unique value through said specific output port; and second means for detecting electrical conditions at said check port and producing an alarm signal when electrical conditions at said check port do not indicate output of said unique value through said specific output port within a predetermined allowable time lag after said first means first outputs said unique value through said specific output port.
Claim 3
Dependent Claim 33 words
The self-monitor system as set forth in claim 1, wherein said unique value is a binary value, and said check port is at a specific voltage when said unique value is being output.
Claim 4
Dependent Claim 44 words
The self-monitor system as set forth in claim 2, wherein said check port is directly connected to said specific output port so that the specific voltage appears at both of said ports while said unique value is being output through said specific output port.
Claim 5
Dependent Claim 22 words
The self-monitor system as set forth in claim 3, wherein said specific operating condition is a cold-start state of the microprocessor system.
Claim 6
Dependent Claim 47 words
The self-monitor system as set forth in claim 4, wherein said microprocessor is adapted to control a vehicular device mounted in an automotive vehicle, and said first means is connected to a starter switch of the vehicle and detects the cold-start when said starter switch is closed.
Claim 7
Dependent Claim 31 words
The self-monitor system as set forth in claim 5, which further comprises third means, responsive to said alarm signal, for disabling said microprocessor and enabling manual control of said vehicular device.
Claim 8
Dependent Claim 60 words
The self-monitor system as set forth in claim 6, wherein said vehicular device is a pressure control valve in a hydraulic brake control system, which valve is controlled to adjust braking pressure so as to prevent a vehicular wheel from locking, and said third means disconnects said pressure control valve from a power source in response to said alarm signal.
Claim 9
Dependent Claim 24 words
The self-monitor system as set forth in claim 5, in which said microprocessor is associated with a vehicular brake system which performs anti-skid control.
Claim 10
Dependent Claim 22 words
The self-monitor system as set forth in claim 5, which further comprises an error indicator activated in response to said alarm signal.
Claim 11
Dependent Claim 148 words
An electronic vehicle device control system with an error-checking feature, comprising: a microprocessor for outputting a control signal via a first output terminal to an electrically operated actuator which drives said vehicle device, said microprocessor having a second terminal electrically connected to said first output terminal so that the signal level at said second terminal is indicative of the output signal level at said first output terminal, said microprocessor being programmed to perform the following steps in response to a specific operational state thereof: outputting a predetermined first value through said first output terminal; detecting the signal level at said second terminal and measuring the elapsed time from outputting said first predetermined value through said first output terminal, in which a second value at said second terminal is held inconsistent with said first value; and producing an alarm when the measured elapsed time exceeds a given reference time.
Claim 12
Dependent Claim 148 words
An electronic vehicle device control system with an error-checking feature, comprising: a microprocessor for outputting a control signal via a first output terminal to an electrically operated actuator which drives said vehicle device, said microprocessor having a second terminal electrically connected to said first output terminal so that the signal level at said second terminal is indicative of the output signal level at said first output terminal, said microprocessor being programmed to perform the following steps in response to a specific operational state thereof: outputting a predetermined first value through said first output terminal; detecting the signal level at said second terminal and measuring the elapsed time from outputting said first predetermined value through said first output terminal, in which a second value at said second terminal is held inconsistent with said first value; and producing an alarm when the measured elapsed time exceeds a given reference time.
Claim 13
Dependent Claim 44 words
The control system as set forth in claim 10, wherein said microprocessor is further programmed to delay execution of said detecting step by a predetermined period of time in order to allow the electrical conditions at said second terminal to achieve a stable state.
Claim 14
Dependent Claim 27 words
The control system as set forth in claim 11, wherein said microprocessor is further programmed to disable said actuator at the same time it produces the alarm.
Claim 15
Dependent Claim 75 words
The control system as set forth in claim 10, which comprises a plurality of microprocessors each having said first output terminals connected to corresponding actuators of vehicle devices to be controlled, said first output terminal of each microprocessor being connected to a second terminal of another microprocessor so that the signal level at the second terminal of each microprocessor is indicative of the output signal level of the output terminal of the corresponding other microprocessor.
Claim 16
Dependent Claim 63 words
The control system as set forth in claim 13, wherein one of the microprocessors executes a master program including steps for measurement of elapsed time and the other microprocessors execute sub-programs for checking the signal level at the corresponding second terminal and outputting signals through the corresponding first output terminal, said master program checking the elapsed time required for execution of said sub-programs.

References Cited (Backward Citations)

US4096990A Cited
US4125763A Cited
US4317167A Cited
US4499543A Cited
US4472778A Cited
US4546437A Cited
US4597052A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-11-23 1991-05-25 1991-11-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-11-23 1995-05-25 1995-11-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-11-23 1999-05-25 1999-11-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag