Patent US4708768A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4708768A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device fabrication process

Assignee: Texas Instruments Inc
•
Filing: 1987-03-10
•
Granted: 1987-11-24
•
Expires: 2007-03-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device fabrication process comprising the following sequential steps: Sequential formation of an oxide layer and first layer of masking material resistant both to oxidation (particularly preventing the action of oxidants, such as water vapors and O 2 ) and heat, on a principal plane of semiconductor substrate; Patternwise removal of these two layers in overlapping positions to form wells with the above semiconductor substrate exposed at bottom; Selective removal of the above oxide layer only around the wells thus formed to leave recesses; Deposition of the second layer of masking material resistant both oxidation and heat on the exposed surfaces of semiconductor substrate at the bottom of the above wells and in the recesses that are left after the above selective removal of oxide layer; Removal of the above second layer of masking material from the bottom of wells with the masking material left in the above recesses; and Selective oxidation of exposed surfaces of above semiconductor substrate under masking with the first and second layers of masking material that remain.

Inventors

  • 👤 Osaomi Enomoto
  • 👤 Katsuo Komatsuzaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 15:14
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/10; H10W10/13; C; C23; C23C; C23C16/00; C23C16/04; C23C16/042; H10B; H10B12/00; H10P; H10P14/00; H10P14/60; H10P14/61; H10P50/00; H10P50/73; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/0126

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 145 words
A semiconductor device fabrication process comprising the following sequential steps: sequential formation of an oxide layer and first layer of a masking material that is resistant both to oxidation and heat on a principal plane of semiconductor substrate; patternwise removal of these two layers at overlapping positions to form wells with the above semiconductor substrate exposed at bottom; selective removal of said oxide layer only around said wells to leave recesses; deposition of a second layer of masking material resistant both to oxidation and heat on the exposed surfaces of semiconductor substrate at the bottom of said wells and also in said recesses; removal of said second layer of masking material from the bottom of wells with the masking material left in said recesses; and selective oxidation of exposed surfaces of semiconductor substrate under masking with the remaining first and second layers of masking material.
Claim 2
Dependent Claim 145 words
A semiconductor device fabrication process comprising the following sequential steps: sequential formation of an oxide layer and first layer of a masking material that is resistant both to oxidation and heat on a principal plane of semiconductor substrate; patternwise removal of these two layers at overlapping positions to form wells with the above semiconductor substrate exposed at bottom; selective removal of said oxide layer only around said wells to leave recesses; deposition of a second layer of masking material resistant both to oxidation and heat on the exposed surfaces of semiconductor substrate at the bottom of said wells and also in said recesses; removal of said second layer of masking material from the bottom of wells with the masking material left in said recesses; and selective oxidation of exposed surfaces of semiconductor substrate under masking with the remaining first and second layers of masking material.
Claim 3
Dependent Claim 46 words
A process as claimed in claim 1 wherein said first layer of masking material and said oxide layer are etched in the same pattern to form said wells and the remaining oxide layer is further overetched under masking with the remaining first layer of masking material.
Claim 4
Dependent Claim 44 words
A process as claimed in claim 1 wherein at cleaning following etching of said first layer of masking material said oxide layer is etched in the same pattern as said first layer of masking material and said oxide layer is then further continuously overetched.
Claim 5
Dependent Claim 22 words
A process as claimed in claim 2 wherein said wells are formed by dry etching while said overetching is a wet process.
Claim 6
Dependent Claim 28 words
A process as claimed in claim 3 wherein both etching of said first layer of masking material and said overetching that follows are performed by a wet process.
Claim 7
Dependent Claim 57 words
A process as claimed in claim 2 wherein said second layer of masking material is deposited in such a manner that said recesses formed by said overetching under eaves overhanging from said first layer of masking material (namely, hollow spaces with said oxide layer selectively removed) are fully filled with the masking material of said second layer.
Claim 8
Dependent Claim 33 words
A process as claimed in claim 1 wherein said second layer of masking material is etched by the etch back technique to leave the masking material of said second layer in said recesses.
Claim 9
Dependent Claim 40 words
A process as claimed in claim 1 wherein the surface of said semiconductor are patternwise oxidized under masking with said first and second layers of masking material to form a pattern of field oxide film for isolation of circuit elements.
Claim 10
Dependent Claim 34 words
A process as claimed in claim 1 wherein said oxide layer is composed of SiO 2 and both said first and second layers of masking material are composed of Si 3 N 4 .
Claim 11
Dependent Claim 22 words
A process as claimed in claim 1 wherein an impurity is introduced through said wells into said semiconductor substrate as channel stopper.

References Cited (Backward Citations)

US4354896A Cited
US4331708A Cited
US4407696A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-11-23 1991-05-25 1991-11-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-11-23 1995-05-25 1995-11-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-11-23 1999-05-25 1999-11-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag