← Back to Patent Explorer
US4703198A Expired / Lapsed US ⏱️ 0.0 years remaining

Bi-directional data transfer circuit that is directionally responsive to the impedance condition of an associated input/output port of a microcomputer

Assignee: Ford Motor Co
•
Filing: 1986-07-07
•
Granted: 1987-10-27
•
Expires: 2006-07-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A bi-directional interface circuit which functions as an output driver to drive a corresponding communication data bus in response to the output of an associated microcomputer and as an input buffer to communicate data from the associated data bus to the microcomputer, wherein such input and output data to and from the microcomputer is communicated to a single port on the microcomputer. The bi-directional interface circuit is controlled by sensing the impedance condition existing on the input/output port of the microcomputer and correspondingly switches to either its output driver mode or input buffer mode.

Inventors

  • 👤 Frederick J. Porter
  • 👤 Richard A. Pidsosny

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 22:37
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/02; H03K5/026; G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072; H04; H04L; H04L5/00; H04L5/14; H04L5/16

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 129 words
An impedance sensing circuit for connection to an input/output port of a microcomputer to provide bi-directional data transfer between the input/output port and an associated data bus, comprising: means coupled to said input/output port for providing a low impedance and relatively low voltage level condition on said input/output port to provide a relatively high voltage level output to said associated data bus and actively responsive to a low impedance and relatively high voltage level condition on said input/output port to provide a relatively low voltage level output to said associated data bus; and means coupled to said input/output port for providing passively responsive to a high impedance condition on said input/output port to communicate relatively high and relatively low voltage levels from said associated data bus to said port.
Claim 2
Dependent Claim 129 words
An impedance sensing circuit for connection to an input/output port of a microcomputer to provide bi-directional data transfer between the input/output port and an associated data bus, comprising: means coupled to said input/output port for providing a low impedance and relatively low voltage level condition on said input/output port to provide a relatively high voltage level output to said associated data bus and actively responsive to a low impedance and relatively high voltage level condition on said input/output port to provide a relatively low voltage level output to said associated data bus; and means coupled to said input/output port for providing passively responsive to a high impedance condition on said input/output port to communicate relatively high and relatively low voltage levels from said associated data bus to said port.
Claim 3
Dependent Claim 119 words
A circuit as in claim 1, wherein said low impedance providing means includes a first switching means connected between a relatively high voltage source and said data bus and a second switching means connected between a ground potential and said data bus, said first and second switching means are commonly connected to said input/output port of said microcomputer, whereby said first switching means responds to a low impedance and relatively low voltage level condition of said port to provide said relatively high voltage from said source to said data bus and said second switching means responds to a low impedance and relatively high voltage level condition at said port to provide a ground level connection to said data bus.
Claim 4
Dependent Claim 35 words
A circuit as in claim 2, wherein said high impedance providing means includes a resistive network, between said output node and said input/output port, that is common to both said first and second switching means.
Claim 5
Dependent Claim 206 words
Circuit that functions to provide a dual function of an output driver and a resistive input buffer between a serial data transfer input/output port of a microcomputer and a communication bus, wherein each function is solely dictated by the impedance level placed on said input/output port by said microcomputer, said circuit comprises: a first switching means connected to said input/output port, said communication bus and a source of DC voltage to sense the condition of said input/output port and responsively provide an electrical connection between said communication bus and said source of DC voltage only when said input/output port is sensed as being in a low impedance condition and at a relatively low voltage level; second switching means connected to said input/output port, said communication bus and ground level to sense the condition of said input/output port and responsively provide an electrical connection between said communication bus and ground only when said input/output port is sensed as being at a low impedance condition and at a relatively high voltage level; and said first and second switching means have common passive resistive elements which function to provide electrical connection between said input/output port and said communication bus when said input/output port is at a high impedance condition.
Claim 6
Dependent Claim 206 words
Circuit that functions to provide a dual function of an output driver and a resistive input buffer between a serial data transfer input/output port of a microcomputer and a communication bus, wherein each function is solely dictated by the impedance level placed on said input/output port by said microcomputer, said circuit comprises: a first switching means connected to said input/output port, said communication bus and a source of DC voltage to sense the condition of said input/output port and responsively provide an electrical connection between said communication bus and said source of DC voltage only when said input/output port is sensed as being in a low impedance condition and at a relatively low voltage level; second switching means connected to said input/output port, said communication bus and ground level to sense the condition of said input/output port and responsively provide an electrical connection between said communication bus and ground only when said input/output port is sensed as being at a low impedance condition and at a relatively high voltage level; and said first and second switching means have common passive resistive elements which function to provide electrical connection between said input/output port and said communication bus when said input/output port is at a high impedance condition.
Claim 7
Dependent Claim 85 words
An impedance sensing circuit for connection to an input/output port of a microcomputer to provide bi-directional data transfer between the input/output port and an associated data bus, comprising: means coupled to said input/output port for providing a low impedance condition on said input/output port to convey data from said input/output port to said associated data bus; and means coupled to said input/output port for providing a high impedance condition on said input/output port to convey data from said associated data bus to said input/output port.
Claim 8
Dependent Claim 85 words
An impedance sensing circuit for connection to an input/output port of a microcomputer to provide bi-directional data transfer between the input/output port and an associated data bus, comprising: means coupled to said input/output port for providing a low impedance condition on said input/output port to convey data from said input/output port to said associated data bus; and means coupled to said input/output port for providing a high impedance condition on said input/output port to convey data from said associated data bus to said input/output port.

References Cited (Backward Citations)

US3780316A Cited
US3769525A Cited
GB1463626A Cited
GB1467726A Cited
US4000429A Cited
US3935476A Cited
US4150438A Cited
US4166963A Cited
US4282447A Cited
US4315167A Cited
US4410814A Cited
US4479067A Cited
US4471243A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-10-26 1991-04-27 1991-10-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-10-26 1995-04-27 1995-10-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-10-26 1999-04-27 1999-10-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag