Patent US4701349A successfully refreshed from Google Patents.
US4701349A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device and method of producing the same
Assignee: Hitachi Ltd
•
Filing: 1985-12-09
•
Granted: 1987-10-20
•
Expires: 2005-12-09
Abstract
Abstract A silicide layer of a refractory metal for reducing resistance and a nitride layer for preventing diffusion of aluminum are formed on the source and drain regions of an MISFET. The silicide layer is formed in self-alignment with the source and drain regions by two annealings effected at a low temperature and at a high temperature, respectively, and has a low resistance. The nitride layer is formed by directly nitriding the silicide layer.
Inventors
- 👤 Mitsumasa Koyanagi
- 👤 Hiroko Kaneko
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 07:02
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/60; H10P50/66; H10P50/663; H10P50/667; H10D; H10D62/00; H10D62/80; H10D62/83; H10D62/834; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112; H10D64/60; H10D64/62; H10D64/66; H10D64/661; H10D64/662; H10D64/663; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6316
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
153 words
A method of producing a semiconductor integrated circuit device comprising the steps of: exposing a part of a surface of silicon on a semiconductor substrate in such a manner that the surface shape of the exposed silicon region is defined by an insulating film; depositing a refractory metal at least on said exposed silicon region; forming a silicide layer of said refractory metal on said exposed silicon region, said silicide layer being formed by first annealing below 600° C. which lets said silicon react with said refractory metal, and having a relatively high resistance; removing said refractory metal other than the one that has contributed to said silicide layer, whereby said silicide layer remains unremoved; and effecting a second annealing, in order to change said silicide layer having a relatively high resistance to a silicide layer having a low resistance, said second annealing including an annealing above 900° C. in a nitrogen atmosphere.
Claim 2
Independent Claim
153 words
A method of producing a semiconductor integrated circuit device comprising the steps of: exposing a part of a surface of silicon on a semiconductor substrate in such a manner that the surface shape of the exposed silicon region is defined by an insulating film; depositing a refractory metal at least on said exposed silicon region; forming a silicide layer of said refractory metal on said exposed silicon region, said silicide layer being formed by first annealing below 600° C. which lets said silicon react with said refractory metal, and having a relatively high resistance; removing said refractory metal other than the one that has contributed to said silicide layer, whereby said silicide layer remains unremoved; and effecting a second annealing, in order to change said silicide layer having a relatively high resistance to a silicide layer having a low resistance, said second annealing including an annealing above 900° C. in a nitrogen atmosphere.
Claim 3
Dependent Claim
19 words
A method of producing a semiconductor integrated circuit device according to claim 1 wherein said refractory metal is titanium.
Claim 4
Dependent Claim
34 words
A method of producing a semiconductor integrated circuit device according to claim 2 wherein said titanium silicide layer after said first and second annealings is comprised principally of TiSi and TiSi 2 , respectively.
Claim 5
Dependent Claim
78 words
A method of producing a semiconductor integrated circuit device according to claim 1 wherein said exposed silicon region is a part of said source and/or drain region of said MISFET, and said insulating film defining the surface shape of said exposed silicon region comprises side wall spacers formed on the side walls of said gate electrode of said MISFET and a thick insulating film formed on said semiconductor substrate in such a manner as to encompass said MISFET.
Claim 6
Dependent Claim
34 words
A method of producing a semiconductor integrated circuit device according to claim 1 wherein said second annealing is performed so as to change the surface layer of said silicide layer to a nitride layer.
Claim 7
Dependent Claim
19 words
A method of producing a semiconductor integrated circuit device according to claim 5 wherein said nitride layer comprises TiN.
Claim 8
Dependent Claim
22 words
A method of producing a semiconductor integrated circuit device according to claim 6 wherein lamp annealing is used as said second annealing.
Claim 9
Dependent Claim
26 words
A method of producing a semiconductor integrated circuit device according to claim 1 wherein said silicide layer is formed in self-alignment with the exposed silicon region.
Claim 10
Dependent Claim
25 words
A method of producing a semiconductor integrated circuit device according to claim 1 wherein the first annealing is performed in a nitrogen or argon atmosphere.
Claim 11
Dependent Claim
42 words
A method of producing a semiconductor integrated circuit device according to claim 9 wherein said removing said refractory metal other than the one that has contributed to said silicide layer comprises etching said refractory metal in an etching solution comprising hydrogen peroxide.
Claim 12
Dependent Claim
51 words
A method of producing a semiconductor integrated circuit device according to claim 10 wherein, prior to said second annealing, a low temperature heat treatment, at a temperature below 200° C., is performed to purge the apparatus of oxygen, so as to avoid oxidation of the silicide layer during the second annealing.
Claim 13
Dependent Claim
42 words
A method of producing a semiconductor integrated circuit device according to claim 1 wherein said removing said refractory metal other than the one that has contributed to said silicide layer comprises etching said refractory metal in an etching solution comprising hydrogen peroxide.
Claim 14
Dependent Claim
48 words
A method of producing a semiconductor integrated circuit device according to claim 1 wherein said second annealing includes two sub-steps, a first sub-step for reducing the resistance of the silicide layer and a second sub-step for forming a nitride layer in a surface layer of the silicide layer.
Claim 15
Dependent Claim
57 words
A method of producing a semiconductor integrated circuit device according to claim 1 wherein the silicide layer formed in the first annealing has at least a portion thereof exposed through a connecting hole, and wherein said second annealing is performed so as to turn the titanium silicide layer exposed through the connecting hole into a nitride layer.
Claim 16
Dependent Claim
38 words
A method of producing a semiconductor integrated circuit device according to claim 14 wherein said second annealing is performed a sufficient length of time to change the silicide into nitride through the entire depth of the silicide layer.
References Cited (Backward Citations)
US4429011A
Cited
US4545116A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-10-19 | 1991-04-20 | 1991-10-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-10-19 | 1995-04-20 | 1995-10-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-10-19 | 1999-04-20 | 1999-10-20 | $7700.00 | Window Closed / Lapsed |