Patent US4697138A successfully refreshed from Google Patents.
US4697138A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Logic analyzer having a plurality of sampling channels
Assignee: Ando Electric Co Ltd
•
Filing: 1986-06-18
•
Granted: 1987-09-29
•
Expires: 2006-06-18
Abstract
Abstract A logic analyzer includes a plurality of data sampling channels which are operative in response to respective different clock signals independent of one another. Information of the sequence in time in which the sampled data are produced in the plurality of the sampling channels is stored in a memory for the purpose of display. To this end, each of the sampling channels is provided with a clock discriminating circuit having two inputs supplied with a common clock signal generated internally and a clock signal specific to the associated sampling channel. The outputs of all the clock discriminating circuits are stored in a memory whose contents thus indicate the sequence in time in which the data are sampled in the plurality of the sampling channels.
Inventors
- 👤 Mitsuhiro Morishita
- 👤 Masayasu Sugimori
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 18:34
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3177; G01R13/00; G01R13/20; G01R13/22; G01R13/34; G06; G06F; G06F11/00; G06F11/22; G06F11/25
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
157 words
A logic analyzer including a plurality of sampling channels operative with different clock signals, comprising: (a) a clock discriminating circuit disposed in each of said sampling channels and having inputs supplied with the clock signal of the associated sampling channel and an internal clock signal, said discriminating circuit producing an output signal in synchronism with said internal clock signal to thereby cause input data to be stored in the associated sampling channel; (b) a memory having inputs applied with the outut signals of said clock discriminating circuits, respectively, for storing sequence in time in which said input data are sampled in said plurality of the sampling channels; and (c) an address counter for updating the address of said memory in response to the outputs of said clock discriminating circuits. wherein upon every input of said clock signal to said sampling channels, the states of the output signals of said clock discriminating circuits are stored in said memory.
Claim 2
Dependent Claim
157 words
A logic analyzer including a plurality of sampling channels operative with different clock signals, comprising: (a) a clock discriminating circuit disposed in each of said sampling channels and having inputs supplied with the clock signal of the associated sampling channel and an internal clock signal, said discriminating circuit producing an output signal in synchronism with said internal clock signal to thereby cause input data to be stored in the associated sampling channel; (b) a memory having inputs applied with the outut signals of said clock discriminating circuits, respectively, for storing sequence in time in which said input data are sampled in said plurality of the sampling channels; and (c) an address counter for updating the address of said memory in response to the outputs of said clock discriminating circuits. wherein upon every input of said clock signal to said sampling channels, the states of the output signals of said clock discriminating circuits are stored in said memory.
Claim 3
Dependent Claim
85 words
A logic analyzer according to claim 1, wherein each of said sampling channels is composed of a data latch for latching an input data signal, a sampling circuit, a sampling channel memory for storing the sampled data, and a sampling channel address counter for updating the address of said memory, wherein said data latch, said memory and said address counter are operated under command of said internal clock signal, while said sampling circuit is operative in response to the output of said clock discriminating circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-09-28 | 1991-03-30 | 1991-09-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-09-28 | 1995-03-30 | 1995-09-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-09-28 | 1999-03-30 | 1999-09-29 | $7700.00 | Window Closed / Lapsed |