← Back to Patent Explorer
US4693783A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of producing interconnections in a semiconductor integrated circuit structure

Assignee: Verizon Laboratories Inc
•
Filing: 1984-12-31
•
Granted: 1987-09-15
•
Expires: 2004-12-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Method of producing metal interconnections in a semiconductor integrated circuit structure of a body of silicon coated with silicon dioxide having openings therein exposing contact regions to underlying silicon. A thick layer of an insulating or dielectric material, for example, polymide, is deposited on the body. Grooves in the pattern of the desired interconnections are etched through the thick insulating layer to the underlying silicon dioxide and contact regions. Metal is deposited to fill the grooves and cover the thick layer of insulating material. Excess metal is removed to form a planar surface exposing the surface of the thick insulating layer with the grooves containing metal to provide electrical connections between contact regions.

Inventors

  • 👤 Paul E. Poppert
  • 👤 Marvin J. Tabasky

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 00:57
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/056

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 137 words
The method of producing electrical interconnections between contact regions in a semiconductor integrated circuit structure comprising providing a body of semiconductor material having a surface covered by a coating of adherent nonconductive protective material which contact regions interspersed therein; depositing a layer of adherent insulating material on said coating; forming grooves in said layer of adherent insulating material in the desired pattern of electrical connections between contact regions to a depth to expose portions of said contact regions; depositing conductive material on said body to fill said grooves and cover said layer of adherent insulating material; and removing all the conductive material overlying the layer of adherent insulating material to expose the underlying layer of adherent insulating material leaving said conductive material only filling the grooves and providing electrical connections in said desired pattern between contact regions.
Claim 2
Independent Claim 137 words
The method of producing electrical interconnections between contact regions in a semiconductor integrated circuit structure comprising providing a body of semiconductor material having a surface covered by a coating of adherent nonconductive protective material which contact regions interspersed therein; depositing a layer of adherent insulating material on said coating; forming grooves in said layer of adherent insulating material in the desired pattern of electrical connections between contact regions to a depth to expose portions of said contact regions; depositing conductive material on said body to fill said grooves and cover said layer of adherent insulating material; and removing all the conductive material overlying the layer of adherent insulating material to expose the underlying layer of adherent insulating material leaving said conductive material only filling the grooves and providing electrical connections in said desired pattern between contact regions.
Claim 3
Dependent Claim 26 words
The method in accordance with claim 1 wherein said coating of adherent nonconductive protective material and said layer of adherent insulating material are of different materials.
Claim 4
Dependent Claim 42 words
The method in accordance with claim 2 wherein the step of removing the conductive material includes etching to leave conductive material only filling the grooves and having a surface which is coplanar with the exposed surface of the layer of insulating material.
Claim 5
Dependent Claim 44 words
The method in accordance with claim 3 wherein said semiconductor material is silicon; said coating of adherent nonconductive protective material is selected from the group consisting of silicon dioxide, silicon nitride, or silicon dioxide and silicon nitride; and said conductive material is a metal.
Claim 6
Dependent Claim 40 words
The method in accordance with claim 4 wherein forming grooves in said layer of adherent insulating material includes forming grooves having a width such that the depth of the grooves is at least three times the width of said grooves.
Claim 7
Dependent Claim 82 words
The method in accordance with claim 4 wherein the step of forming grooves in said layer of adherent insulating material includes covering the layer of adherent insulating material with a layer of resist material having openings therein exposing portions of the layer in the pattern of said grooves; and reactive ion etching the exposed portions of said layer of adherent insulating material to a depth to expose underlying adherent nonconductive protective material of said coating and said portions of said contact regions.
Claim 8
Dependent Claim 36 words
The method in accordance with claim 6 wherein said step of reactive ion etching selectively etches said layer of adherent insulating material with respect to said coating of adherent nonconductive protective material and said contact regions.
Claim 9
Dependent Claim 41 words
The method in accordance with claim 7 wherein forming grooves in said layer of adherent insulating material includes forming grooves having a width such that the depth of the grooves is between three and five times the width of said grooves.
Claim 10
Dependent Claim 29 words
The method in accordance with claim 8 wherein depositing a layer of adherent insulating material includes depositing a layer of adherent insulating material between 3 and 5 microns thick.

References Cited (Backward Citations)

US4354897A Cited
US4544441A Cited
US4472240A Cited
US4381341A Cited
US4528065A Cited
US4550353A Cited
US4518629A Cited
US4582563A Cited
US4526631A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-09-14 1991-03-16 1991-09-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-09-14 1995-03-16 1995-09-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-09-14 1999-03-16 1999-09-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag