Level shift circuit for interfacing between two different voltage levels using a current mirror circuit

Claim 2

An interface circuit for converting a linear differential signal having a predetermined operating voltage range to a digital logic control signal having another predetermined operating voltage, comprising: a digital logic voltage source; current mirror means for continuously providing a mirror current of predetermined magnitude; resistive circuit means connected between said current mirror means and said digital logic voltage source for generating a digital logic control signal in response to a total current which includes said mirror current; an output node directly connecting said resistive circuit means and said current mirror means through which said total current flows and at which said digital logic control signal is generated; and input buffer means connected to said output node for generating a differential current and for varying said total current by switching said differential current through said output node in response to said linear differential signal.

Claim 3

The circuit of claim 1 wherein said resistive circuit includes a pair of resistors, said input buffer means includes a pair of differentially-coupled transistors, each of said transistors having a collector connected to a respective one of said resistors and to said current mirror means, and said output node forms the connection between one of said collectors and one of said resistors.

Claim 4

The circuit of claim 2 integrated with a TTL logic circuit.

Claim 5

An interface translator formed in an integrated circuit for translating differential linear signals developed in a first predetermined area of said integrated circuit into TTL-compatible signals to be made available at a second predetermined area of said integrated circuit, said interface translator comprising: a digital logic voltage connection; a current mirror continuously providing a mirror current of predetermined magnitude; a resistive circuit connected between said digital logic voltage connection and said current mirror for generating a digital logic control signal in response to a total current which includes said mirror current; and output node directly connecting said resistive circuit means and said current mirror means, through which said total current flows and at which said digital logic control signal is generated; and linear buffer means connected to said output node for generating a differential current and for varying said total current by switching said differential current through said output node in response to said linear differential signal; and a TTL buffer circuit connected to said output node for providing a TTL output signal corresponding to said linear signal in response to said digital logic control signal.

Claim 6

An interface translator formed in an integrated circuit for translating differential linear signals developed in a first predetermined area of said integrated circuit into TTL-compatible signals to be made available at a second predetermined area of said integrated circuit, said interface translator comprising: a digital logic voltage connection; a current mirror continuously providing a mirror current of predetermined magnitude; a resistive circuit connected between said digital logic voltage connection and said current mirror for generating a digital logic control signal in response to a total current which includes said mirror current; and output node directly connecting said resistive circuit means and said current mirror means, through which said total current flows and at which said digital logic control signal is generated; and linear buffer means connected to said output node for generating a differential current and for varying said total current by switching said differential current through said output node in response to said linear differential signal; and a TTL buffer circuit connected to said output node for providing a TTL output signal corresponding to said linear signal in response to said digital logic control signal.

Claim 7

The translator of claim 4 wherein said resistive circuit includes a pair of resistors, said linear buffer means includes a pair of differentially-coupled transistors, each of said transistors having a collector connected only to a respective one of said resistors and to said current mirror, and said output node forms the connection between one of said collectors and one of said resistors.

Claim 8

The translator of claim 5 wherein said linear buffer means is formed in said first predetermined area and said resistive circuit, current mirror, and TTL buffer circuit are formed in said second predetermined area.

Claim 9

A circuit for adjusting the voltage level of a linear differential signal to a digital voltage level referenced to a digital voltage source, comprising: a digital voltage source; current means for providing an uninterrupted mirror current having a predetermined magnitude; resistive circuit means coupled between said digital voltage source and said current means and responsive to a total current including said mirror current for providing a digital voltage adjustment signal having a quiescent level determined by said predetermined magnitude of said mirror current and having a magnitude which varies about said quiescent level with variations in said total current; differential current switching means for generating a differential current in response to said linear differential signal and for varying said total current by adding said differential current to said total current or subtracting said differential current from said total current, which causes the magnitude of said voltage adjustment signal to vary about said quiescent level; and an output node connecting said current means, said resistive circuit means, and said differential current switching means, where said digital voltage adjustment signal is provided.

Claim 10

A circuit for adjusting the voltage level of a linear differential signal to a digital voltage level referenced to a digital voltage source, comprising: a digital voltage source; current means for providing an uninterrupted mirror current having a predetermined magnitude; resistive circuit means coupled between said digital voltage source and said current means and responsive to a total current including said mirror current for providing a digital voltage adjustment signal having a quiescent level determined by said predetermined magnitude of said mirror current and having a magnitude which varies about said quiescent level with variations in said total current; differential current switching means for generating a differential current in response to said linear differential signal and for varying said total current by adding said differential current to said total current or subtracting said differential current from said total current, which causes the magnitude of said voltage adjustment signal to vary about said quiescent level; and an output node connecting said current means, said resistive circuit means, and said differential current switching means, where said digital voltage adjustment signal is provided.

Claim 11

The circuit of claim 7 wherein said current means includes a current mirror.

Claim 12

The circuit means of claim 8 wherein said resistive circuit includes a pair of resistors coupled in parallel between said current mirror and said digital voltage source.

Claim 13

The circuit of claim 9 wherein said differential current switching means includes a pair of differentially-connected transistors, each having a collector connected only to a respective one of said resistors and said current mirror.

Claim 14

The circuit of claim 7 wherein said digital logic voltage level is a TTL-compatible voltage level.

Claim 15

The circuit of claim 11 further including a TTL-compatible buffer means connected to said output node and responsive to said voltage adjustment signal for providing a TTL-compatible output signal whose characteristics are determined by the characteristics of said linear differential signal.

Claim 16

The circuit of claim 12 formed in an integrated circuit.

Claim 17

The circuit of claim 13 wherein said differential current switching means is formed in a portion of said integrated circuit containing linear logic circuits and the current means, resistive circuit means, and TTL-compatible buffer means are all formed in another, separate portion of said integrated circuit containing I/O circuits.

Claim 18

The circuit of claim 14 wherein said logic circuit portion is located substantially in the center of said integrated circuit and said I/O circuit portion is located around the periphery of said logic current position.