US4680480A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Output driver circuit for LSI and VLSI ECL chips with an active pulldown
Assignee: Koenig and Bauer AG
•
Filing: 1984-08-31
•
Granted: 1987-07-14
•
Expires: 2004-08-31
Abstract
Abstract An output drive circuit for LSI and VLSI ECL chips is presented. The drive circuit converts the logic levels of the ECL chip to those required by an external circuit being driven. The driver circuit includes a differential amplifier (21) having a selectable switching threshold level. One output signal line from the differential amplifier is coupled to an emitter follower output transistor (Q10) having a resistor (R17) placed in series with an output node (26). An active pulldown transistor (Q11) is connected between the output node and a negative voltage reference level. The base terminal of the pulldown transistor is driven from a current source. A capacitor (C1) is connected between the base of the pulldown transistor and the other output signal line of the differential amplifier. A temperature compensation circuit (23) causes the output signal levels appearing on the output node to track the variations in signal levels of the external circuit caused by temperature changes.
Inventors
- 👤 Daniel F. Hopta
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 10:55
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/013; H03K19/0136; H03K19/003; H03K19/00369; H03K19/00376; H03K19/0175; H03K19/018; H03K19/01806; H03K19/01812
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
137 words
In large scale integration (LSI) and very large scale integration (VSLI) emitter coupled logic (ECL) circuit chips, an output driver circuit for interfacing said circuit chips with external circuits that use logic levels different from said circuit chips, comprising: a differential amplifier having a multiplicity of input signal lines and a plurality of output signal lines; a bias circuit which establishes the switching level of said differential amplifier; an emitter follower output circuit having an input line connected to a first output signal line of said differential amplifier; an output level temperature compensation circuit connected to the input line of said emitter follower output circuit; an active pulldown circuit connected to an output line of said emitter follower output circuit; and a capacitor connected between a second output of said differential amplifier and said active pulldown circuit.
Claim 2
Dependent Claim
137 words
In large scale integration (LSI) and very large scale integration (VSLI) emitter coupled logic (ECL) circuit chips, an output driver circuit for interfacing said circuit chips with external circuits that use logic levels different from said circuit chips, comprising: a differential amplifier having a multiplicity of input signal lines and a plurality of output signal lines; a bias circuit which establishes the switching level of said differential amplifier; an emitter follower output circuit having an input line connected to a first output signal line of said differential amplifier; an output level temperature compensation circuit connected to the input line of said emitter follower output circuit; an active pulldown circuit connected to an output line of said emitter follower output circuit; and a capacitor connected between a second output of said differential amplifier and said active pulldown circuit.
Claim 3
Dependent Claim
70 words
The output drive circuit of claim 1 wherein said output level temperature compensation circuit comprises a transistor having its base and collector terminals connected to a reference voltage level and its emitter terminal connected to one end of a first resistor, the other end of said first resistor being connected to both said first output of said differential amplifier and to the input line of said emitter follower output circuit.
Claim 4
Dependent Claim
86 words
The output drive circuit of claim 1 wherein said emitter follower output circuit comprises a first transistor having its collector terminal connected to a first reference voltage level, its base terminal connected to both said first output of said differential amplifier and to said output level temperature compensation circuit, and its emitter terminal connected to one end of a first resistor, the other end of said first resistor being connected to said active pulldown circuit and to an output node for connecting to said external circuits.
Claim 5
Dependent Claim
65 words
The output driver circuit of claim 3 wherein said active pulldown circuit comprises a second transistor having a collector terminal connected to said output node, an emitter terminal connected to a second reference voltage level, said second reference voltage level having a lower potential than said first reference voltage level, and a base terminal connected to a current source having a prescribed current flowing therefrom.
Claim 6
Dependent Claim
36 words
The output driver circuit of claim 4 wherein said capacitor has one end connected to said second output of said differential amplifier, and the other end is connected to the base terminal of said second transistor.
Claim 7
Dependent Claim
138 words
An output driver circuit for use with ECL circuitry that includes a differential amplifier having a plurality of input and output signal lines, said output driver circuit comprising: an emitter follower output circuit having an associated input signal line connected to a first output signal line of said differential amplifier; an active pulldown circuit connected to an output signal line of said emitter follower circuit; means for activating said active pulldown circuit whenever the output signal level of said output driver circuit is switched low, and for deactivating said active pulldown circuit whenever the output signal level of said output driver circuit is switched high and temperature compensation means connected to said emitter follower output circuit for adjusting the output signal level of said emitter follower output circuit to compensate for the effects of temperature variations appearing therein.
Claim 8
Dependent Claim
138 words
An output driver circuit for use with ECL circuitry that includes a differential amplifier having a plurality of input and output signal lines, said output driver circuit comprising: an emitter follower output circuit having an associated input signal line connected to a first output signal line of said differential amplifier; an active pulldown circuit connected to an output signal line of said emitter follower circuit; means for activating said active pulldown circuit whenever the output signal level of said output driver circuit is switched low, and for deactivating said active pulldown circuit whenever the output signal level of said output driver circuit is switched high and temperature compensation means connected to said emitter follower output circuit for adjusting the output signal level of said emitter follower output circuit to compensate for the effects of temperature variations appearing therein.
Claim 9
Dependent Claim
38 words
The output driver circuit of claim 6 wherein said emitter follower output circuit comprises a transistor having a resistor connected in series between the emitter of said transistor and said output signal line of said emitter follower circuit.
Claim 10
Dependent Claim
45 words
The output driver circuit of claim 6 wherein said active pulldown circuit comprises a transistor connected between said output signal line and a voltage reference level, said transistor having an input terminal thereof connected to a current source having a settable current level associated therewith.
Claim 11
Dependent Claim
37 words
The output driver circuit of claim 8 wherein said means for activating said active pulldown circuit comprises a capacitor coupled between the input terminal of said transistor and a second output signal line of said differential amplifier.
References Cited (Backward Citations)
US3660676A
Cited
US3766406A
Cited
US4347446A
Cited
US4456838A
Cited
US4533838A
Cited
US4551642A
Cited
US4490630A
Cited
US4476403A
Cited
US4565976A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-07-13 | 1991-01-12 | 1991-07-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-07-13 | 1995-01-12 | 1995-07-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-07-13 | 1999-01-12 | 1999-07-14 | $7700.00 | Window Closed / Lapsed |