Patent US4679192A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4679192A Expired / Lapsed US ⏱️ 0.0 years remaining

Arrangement for transmitting digital data

Assignee: US Philips Corp
•
Filing: 1986-01-24
•
Granted: 1987-07-07
•
Expires: 2006-01-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract For the orderly transmission of digital data between stations S 1 -S n connected to a common communication path B, it is useful to provide an access and addressing procedure. According to the invention, a main station MS which is also connected to the communication path B distributes clock pulses which are counted in the stations S 1 -S n . When there is agreement between the station number (ADDR) and the counting position (CNTR) the relevant station is enabled S i to transmit digital data to one of the other stations.

Inventors

  • 👤 Jean-Pierre C. R. Vanbrabant

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 07:38
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/28; H04L12/40; H04L12/403; G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/368; G06F13/372; H04L12/40006; H04L12/40032; H04L7/00; H04L7/0008

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 209 words
An arrangement for transmitting digital data, comprising a plurality of stations which together with a main station are connected to a common communication path, these stations comprising a data transmitter, a data receiver and addressing means, characterized in that said main station comprises a disableable clock pulse generator, that said addressing means of each station comprise a clock pulse counter for counting the clock pulses transmitted by said clock pulse generator via a clock channel which forms part of said communication path, that said addressing means further comprise an address register and a comparator arrangement for comparing the instantaneous counting position of said clock pulse counter with the content of said address register, that when there is equality between said counting position and said content and a communication request is present at an addressed station a switching signal is generated by the addressed station which signal disables said clock pulse generator via a SEND-channel forming part of said communication path, that said addressed station transmits digital data via a data channel forming part of said communication path to a second addressed station and that after the data transmission has ended the disabling of said clock pulse generator is cancelled via said SEND-channel which forms part of said communication path.
Claim 2
Dependent Claim 209 words
An arrangement for transmitting digital data, comprising a plurality of stations which together with a main station are connected to a common communication path, these stations comprising a data transmitter, a data receiver and addressing means, characterized in that said main station comprises a disableable clock pulse generator, that said addressing means of each station comprise a clock pulse counter for counting the clock pulses transmitted by said clock pulse generator via a clock channel which forms part of said communication path, that said addressing means further comprise an address register and a comparator arrangement for comparing the instantaneous counting position of said clock pulse counter with the content of said address register, that when there is equality between said counting position and said content and a communication request is present at an addressed station a switching signal is generated by the addressed station which signal disables said clock pulse generator via a SEND-channel forming part of said communication path, that said addressed station transmits digital data via a data channel forming part of said communication path to a second addressed station and that after the data transmission has ended the disabling of said clock pulse generator is cancelled via said SEND-channel which forms part of said communication path.
Claim 3
Dependent Claim 55 words
An arrangement as claimed in claim 1, characterized in that said clock pulse counter of each station has a reset input, which input is connected to a reset channel forming part of said communication path and that said main station comprises reset means connected to said reset channel for periodically resetting the clock pulse counters.
Claim 4
Dependent Claim 27 words
An arrangement as claimed in claim 1 or 2, characterized in that said channels belonging to said communication path are each realized by a physically separate line.
Claim 5
Dependent Claim 68 words
An arrangement as claimed in claim 1, characterized in that each station comprises a local clock pulse generator, which local clock pulse generator during the data transport transmits clock pulses to other stations via said clock channel forming part of said communication path, and that each station comprises blocking means for blocking the counting input of said clock pulse counter for clock pulses transmitted by a transmitting station.

References Cited (Backward Citations)

US3757050A Cited
US4149144A Cited
US4156112A Cited
US4320502A Cited
US4426697A Cited
US4586040A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-07-06 1991-01-05 1991-07-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-07-06 1995-01-05 1995-07-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-07-06 1999-01-05 1999-07-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag