Programmable logic storage element for programmable logic devices

Claim 2

In a programmable logic array device including a programmable AND array which responds to input data signals and develops predetermined product terms, an OR array responsive to the said product terms and operative to develop corresponding logic signals, and logic storage means for temporarily storing said logic signals and either outputting them to output terminals or returning them to said AND array, an improved logic storage means comprising: flip-flop means having first terminal means for receiving a next state logic signal, second terminal means for receiving a clock signal, and output terminal means; and control logic circuit means having third terminal means coupled to said output terminal means for receiving a feedback signal, fourth terminal means for receiving an invert control signal, fifth terminal means for receiving a toggle control signal, sixth terminal means connected to said first terminal means, and input terminal means for receiving logic signals from said OR array, said control logic circuit means being responsive to said feedback signal, said invert control signal and said toggle control signal, and operative to develop on said sixth terminal means a signal having a predetermined relationship to the logic signal input on said input terminal means, whereby said flip-flop means and said control logic circuit means may be selectively caused to emulate particular types of flip-flop means determined at least in part by said invert control signal and said toggle control signal.

Claim 3

In a programmable logic array device as recited in claim 1 wherein said flip-flop means is a D-type flip-flop and wherein said control logic circuit means includes a first exclusive-OR gate having one input connected to said fourth terminal means and another input connected to said input terminal means, a second exclusive-OR gate having one input coupled to the output of said first exclusive OR gate and another input coupled to said third terminal means, and a multiplexer having a first input coupled to said fifth terminal means, a second input coupled to the output of said first exclusive-OR gate, a third input coupled to the output of said second exclusive-OR gate and an output forming said sixth terminal means.

Claim 4

In a programmable logic array device as recited in claim 1 wherein said flip-flop means is a D-type flip-flop and wherein said control logic circuit means includes a NAND gate having one input coupled to said third terminal means and another input coupled to said fifth terminal means, an exclusive-NOR gate having one input coupled to the output of said NAND gate and another input coupled to said fourth terminal means, and an exclusive-OR gate having one input coupled to the output of said exclusive-NOR gate and another input coupled to said input terminal means, the output thereof forming said sixth terminal means.

Claim 5

In a programmable logic array device as recited in claim 1 wherein said logic storage means is a T-type flip-flop.

Claim 6

A programmable logic array device comprising: programmable AND array means which responds to input data signals and develops predetermined product terms; OR array means responsive to the said product terms and operative to develop corresponding logic signals, and logic storage means for temporarily storing said logic signals and either outputting them to output terminals or returning them to said AND array, said logic storage means including: flip-flop means having first terminal means for receiving a next state logic signal, second terminal means for receiving a clock signal, and output terminal means; and control logic circuit means having third terminal means coupled to said output terminal means for receiving a feedback signal, fourth terminal means for receiving an invert control signal, fifth terminal means for receiving a toggle control signal, sixth terminal means connected to said first terminal means, and input terminal means for receiving logic signals from said OR array, said control logic circuit means being responsive to said feedback signal, said invert control signal and said toggle control signal, and operative to develop on said sixth terminal means a signal having a predetermined relationship to the logic signal input on said input terminal means, whereby said flip-flop means and said control logic circuit means may be selectively caused to emulate particular types of flip-flop means determined at least in part by said invert control signal and said toggle control signal.

Claim 7

A programmable logic array device comprising: programmable AND array means which responds to input data signals and develops predetermined product terms; OR array means responsive to the said product terms and operative to develop corresponding logic signals, and logic storage means for temporarily storing said logic signals and either outputting them to output terminals or returning them to said AND array, said logic storage means including: flip-flop means having first terminal means for receiving a next state logic signal, second terminal means for receiving a clock signal, and output terminal means; and control logic circuit means having third terminal means coupled to said output terminal means for receiving a feedback signal, fourth terminal means for receiving an invert control signal, fifth terminal means for receiving a toggle control signal, sixth terminal means connected to said first terminal means, and input terminal means for receiving logic signals from said OR array, said control logic circuit means being responsive to said feedback signal, said invert control signal and said toggle control signal, and operative to develop on said sixth terminal means a signal having a predetermined relationship to the logic signal input on said input terminal means, whereby said flip-flop means and said control logic circuit means may be selectively caused to emulate particular types of flip-flop means determined at least in part by said invert control signal and said toggle control signal.

Claim 8

A programmable logic array device as recited in claim 5 wherein said flip-flop means is a D-type flip-flop and wherein said control logic circuit means includes a first exclusive-OR gate having one input connected to said fourth terminal means and another input connected to said input terminal means, a second exclusive-OR gate having one input coupled to the output of said first exclusive OR gate and another input coupled to said third terminal means, and a multiplexer having a first input coupled to said fifth terminal means, a second input coupled to the output of said first exclusive-OR gate, a third input coupled to the output of said second exclusive-OR gate and an output forming said sixth terminal means.

Claim 9

A programmable logic array device as recited in claim 5 wherein said flip-flop means is a D-type flip-flop and wherein said control logic circuit means includes a NAND gate having one input coupled to said third terminal means and another input coupled to said fifth terminal means, an exclusive-NOR gate having one input coupled to the output of said NAND gate and another input coupled to said fourth terminal means, and an exclusive-OR gate having one input coupled to the output of said exclusive-NOR gate and another input coupled to said input terminal means, the output thereof forming said sixth terminal means.

Claim 10

A programmable logic array device as recited in claim 5 wherein said logic storage means is a T-type flip-flop.

Claim 11

In a programmable logic array device including a programmable AND array which responds to input data signals and develops corresponding product term signals, an OR array which is responsive to said product term signals and is operative to develop a corresponding SUMTERM signal at its output, and logic storage means for receiving and temporarily storing said SUMTERM signal and for presently outputting a present state logic signal Q having a predetermined logical relationship to a previously input SUMTERM signal, and for subsequently outputting a next state logic signal Q+, an improved logic storage means comprising: flip-flop means having first terminal means for receiving a next state logic signal Q+, second terminal means for receiving a clock signal, and output terminal means for developing a present state output signal Q; and programmable control circuit means responsive to said SUMTERM signal and said present state logic signal Q and operative to develop a next state logic signal Q+, in accordance with one of the following tables selected from the group consisting of TABLE A ______________________________________ SUMTERM Q Q+ ______________________________________ 0 0 0 0 1 0 1 0 1 1 1 1, ______________________________________ TABLE B ______________________________________ SUMTERM Q Q+ ______________________________________ 0 0 1 0 1 1 1 0 0 1 1 0, ______________________________________ TABLE C ______________________________________ SUMTERM Q Q+ ______________________________________ 0 0 0 0 1 1 1 0 1 1 1 0, and ______________________________________ TABLE D ______________________________________ SUMTERM Q Q+ ______________________________________ 0 0 1 0 1 0 1 0 0 1 1 1. ______________________________________

Claim 12

In a programmable logic array device including a programmable AND array which responds to input data signals and develops corresponding product term signals, an OR array which is responsive to said product term signals and is operative to develop a corresponding SUMTERM signal at its output, and logic storage means for receiving and temporarily storing said SUMTERM signal and for presently outputting a present state logic signal Q having a predetermined logical relationship to a previously input SUMTERM signal, and for subsequently outputting a next state logic signal Q+, an improved logic storage means comprising: flip-flop means having first terminal means for receiving a next state logic signal Q+, second terminal means for receiving a clock signal, and output terminal means for developing a present state output signal Q; and programmable control circuit means responsive to said SUMTERM signal and said present state logic signal Q and operative to develop a next state logic signal Q+, in accordance with one of the following tables selected from the group consisting of TABLE A ______________________________________ SUMTERM Q Q+ ______________________________________ 0 0 0 0 1 0 1 0 1 1 1 1, ______________________________________ TABLE B ______________________________________ SUMTERM Q Q+ ______________________________________ 0 0 1 0 1 1 1 0 0 1 1 0, ______________________________________ TABLE C ______________________________________ SUMTERM Q Q+ ______________________________________ 0 0 0 0 1 1 1 0 1 1 1 0, and ______________________________________ TABLE D ______________________________________ SUMTERM Q Q+ ______________________________________ 0 0 1 0 1 0 1 0 0 1 1 1. ______________________________________

Claim 13

In a programmable logic array device as recited in claim 9 wherein said programmable control circuit means includes an exclusive OR gate having a first input coupled to the output of said OR array, a second input coupled to said output terminal means, and an output coupled to said first terminal means.

Claim 14

In a programmable logic array device as recited in claim 10 wherein said second input is coupled to said output terminal means through at least one programmable logic device.

Claim 15

In a programmable logic array device as recited in claim 10 wherein said second input is coupled to said output terminal means through a first programmable logic device and a second programmable logic device.

Claim 16

In a programmable logic array device as recited in claim 12 wherein said first programmable logic device includes a NAND gate having one input coupled to said output terminal means, and another input for receiving a toggle control signal.

Claim 17

In a programmable logic array device as recited in claim 13 wherein said second programmable logic device includes an exclusive NOR gate having one input coupled to the output of said NAND gate, another input for receiving an invert control signal, and an output coupled to said second input of said exclusive OR gate.

Claim 18

In a programmable logic array device as recited in claim 9 wherein said programmable control circuit means includes: a first exclusive OR gate having one input coupled to the output of said OR array, and another input for receiving an invert control signal; a second exclusive OR gate having one input coupled to said output terminal, and another input coupled to the output of said first exclusive OR gate; and a multiplexer means having a first input coupled to the output of said first exclusive OR gate, a second input coupled to the output of said second exclusive OR gate, a control input for receiving a toggle control signal, and an output coupled to said first terminal means.