Patent US4673892A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4673892A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase locked loop frequency synthesizer with battery saving circuit

Assignee: NEC Corp
•
Filing: 1986-05-07
•
Granted: 1987-06-16
•
Expires: 2006-05-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A frequency synthesizer applicable to a radio communication equipment includes a phase comparator adapted to produce a voltage representative of a difference in phase between outputs of a variable and a fixed frequency dividers. The output of the phase comparator is applied through a switch and a low pass filter to a voltage controlled oscillator. A reset circuit produces a reset signal interlocked with a power source of the synthesizer. The variable and the fixed frequency dividers are reset by the reset signal while the switch is closed after the generation of the reset signal and opened upon turn-off of the power source.

Inventors

  • 👤 Hideo Miyashita
  • 👤 Shigeo Yoshihara

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 15:51
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/0802; H03L7/16; H03L7/18; H03L7/197; H03L7/199

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 156 words
A frequency synthesizer which controls an oscillation frequency of a voltage controlled oscillator and is energized by a power source, comprising: a first frequency divider for dividing an output frequency of the voltage controlled oscillator; a second frequency divider for dividing an output frequency of a reference oscillator; a phase comparator for comparing a phase of an output of said first frequency divider and an output of said second frequency divider, a voltage outputted by said phase comparator being fed back to the voltage controlled oscillator via a low-pass filter; a first switch connected between said phase comparator and said low pass filter; and a reset circuit interlocked with the power source for producing a reset signal; said reset signal from said reset circuit resetting said first and second frequency dividers, said first switch being closed after the reset signal has been produced and opened at an instant when the power source has been turned off.
Claim 2
Dependent Claim 156 words
A frequency synthesizer which controls an oscillation frequency of a voltage controlled oscillator and is energized by a power source, comprising: a first frequency divider for dividing an output frequency of the voltage controlled oscillator; a second frequency divider for dividing an output frequency of a reference oscillator; a phase comparator for comparing a phase of an output of said first frequency divider and an output of said second frequency divider, a voltage outputted by said phase comparator being fed back to the voltage controlled oscillator via a low-pass filter; a first switch connected between said phase comparator and said low pass filter; and a reset circuit interlocked with the power source for producing a reset signal; said reset signal from said reset circuit resetting said first and second frequency dividers, said first switch being closed after the reset signal has been produced and opened at an instant when the power source has been turned off.
Claim 3
Dependent Claim 46 words
A frequency synthesizer as claimed in claim 1, further comprising a power source switch which is opened and closed by a battery saving control signal applied to said power source switch, thereby supplying an intermittent power voltage to at least the first and second frequency dividers.
Claim 4
Dependent Claim 41 words
A frequency synthesizer as claimed in claim 2, further comprising a delay circuit connected to an output terminal of said power source switch for controlling opening and closing of said first switch responsive to an output of said power source switch.

References Cited (Backward Citations)

DE1591621A1 Cited
JPS56136037A Cited
US4521918A Cited
JPS5866434A Cited
JPS6055729A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-06-15 1990-12-15 1991-06-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-06-15 1994-12-15 1995-06-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-06-15 1998-12-15 1999-06-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag