US4667329A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Diskette subsystem fault isolation via video subsystem loopback
Assignee: Bull HN Information Systems Inc
•
Filing: 1982-11-30
•
Granted: 1987-05-19
•
Expires: 2002-11-30
Abstract
Abstract A data processing system includes a cathode ray tube (CRT) display subsystem and a floppy disk subsystem. The logic of both systems are verified by generating and transferring a fixed format stream of data bits from the CRT display subsystem to the floppy disk subsystem in modified frequency modulation (MFM) mode and checking the information received by the floppy disk subsystem against the original information presented to the CRT display subsystem.
Inventors
- 👤 Thomas L. Murray, Jr.
- 👤 James C. Siwik
- 👤 Thomas O. Holtey
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 04:47
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/2205; G06F11/2221
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
184 words
A data processing system including apparatus for verifying the integrity of the system, said apparatus comprising: a video display; video control means including video memory for storing data bytes to be displayed, means for generating a serial stream of data bits in a display format representative of the data bytes, and means for directing the generated serial stream of data bits to the video display for display; disk storage means; disk control means for receiving a serial stream of data bits in a disk format from the disk storage means; buffer means for directing the serial bit stream from the video control means to the disk control means in a test mode and for isolating the video control means and disk control means in an operating mode; and microprocessor means for storing, in the video memory, data bytes for generating in the video control means a serial stream of data bits in the disk format, for placing the buffer means in the test mode and for verifying data received from the disk control means responsive to the thus generated serial stream of data bits.
Claim 2
Dependent Claim
184 words
A data processing system including apparatus for verifying the integrity of the system, said apparatus comprising: a video display; video control means including video memory for storing data bytes to be displayed, means for generating a serial stream of data bits in a display format representative of the data bytes, and means for directing the generated serial stream of data bits to the video display for display; disk storage means; disk control means for receiving a serial stream of data bits in a disk format from the disk storage means; buffer means for directing the serial bit stream from the video control means to the disk control means in a test mode and for isolating the video control means and disk control means in an operating mode; and microprocessor means for storing, in the video memory, data bytes for generating in the video control means a serial stream of data bits in the disk format, for placing the buffer means in the test mode and for verifying data received from the disk control means responsive to the thus generated serial stream of data bits.
Claim 3
Dependent Claim
72 words
A data processing system as claimed in claim 1 wherein the serial stream of data bits in the disk format comprises a sequence of cells, each cell representative of a binary one or binary zero, each cell having a data bit, a clock bit, or neither a data bit nor a clock bit, each cell having a time duration greater than the time duration of a data bit in the display format.
Claim 4
Dependent Claim
38 words
A data processing system as claimed in claim 2 wherein the means for generating a serial stream of data bits in the video control means comprises a character generator RAM addressed by data bytes from the video memory.
Claim 5
Dependent Claim
31 words
A data processing system as claimed in claim 3 wherein the microprocessor means includes means for programming the character generator RAM prior to placing the buffer means in the test mode.
Claim 6
Dependent Claim
30 words
A data processing system as claimed in claim 3 further comprising decoder means responsive to instructions applied to the microprocessor means for placing the buffer means in the test mode.
References Cited (Backward Citations)
US3518413A
Cited
US3566093A
Cited
US3831148A
Cited
US3911402A
Cited
US4048481A
Cited
US4038537A
Cited
US4019033A
Cited
US4148098A
Cited
US4103338A
Cited
US4159534A
Cited
US4268905A
Cited
US4327408A
Cited
US4334307A
Cited
US4524444A
Cited
US4569049A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-05-18 | 1990-11-17 | 1991-05-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-05-18 | 1994-11-17 | 1995-05-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-05-18 | 1998-11-17 | 1999-05-19 | $7700.00 | Window Closed / Lapsed |