Circuit for reading bipolar storage cells

Claim 2

Circuit for reading bipolar storage cell, comprising a storage element formed of two fed-back inverters, an upper and a lower word line, each of said inverters being formed of a multi-emitter transistor, each having a first and second emitter, and a load element connected between the upper word line and the collector of a respective one of said multi-emitter transistors, two complementary bit-lines each being connected to the first emitter of a respective one of said multi-emitter transistors, the second emitter being connected to said lower word line, a first potential source, two bit-line current sources each being connected between said first potential source and a respective one of said complementary bit lines, a differential amplifier having two inputs, two read transistors each having a collector-emitter path connected between a respective one of said inputs of said differential amplifier and a respective one of said complementary bit-lines, a second potential source, a read-current source connected between the base of said read transistors and said second potential source, and two resistance elements each being connected between the collector of a respective one of said read transistors and said read current source.

Claim 3

Circuit according to claim 1, wherein O.5×I<I A <I, wherein I A as the current of the read current source, and I is the sum of the currents of the bit-line current sources.

Claim 4

Circuit according to claim 1, wherein said read-current source includes: a first series circuit of a first resistor connected to said second potential source, a diode, the collector-emitter path of a first transistor, a second resistor, and a first constant-current-source connected to said first potential source; a second series circuit of a third resistor connected to said second potential source, and a second constant-current-source connected to said first potential source; a second transistor having a collector terminal connected to said second potential source, an emitter terminal connected to the base terminal of said first transistor, and a base terminal connected to a junction point between said third resistor and said second constant-current source; and a third transistor having a collector terminal connected to the emitter terminal of said second transistor, an emitter terminal connected to a junction point between said second resistor and said first constant-current-source, and a base terminal connected to a junction point between said diode and the collector terminal of said first transistor said first resistor and said diode having a junction point therebetween forming a read-current output of said read-current source; and said first, second and third transistors all having the same conductivity type.