Patent US4635120A successfully refreshed from Google Patents.
US4635120A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Noise reduction circuit for video signal
Assignee: Victor Company of Japan Ltd
•
Filing: 1985-07-12
•
Granted: 1987-01-06
•
Expires: 2005-07-12
Abstract
Abstract A noise reduction circuit for a video signal comprises a plurality of circuit parts coupled in series and a control circuit. Each of the circuit parts comprises a delay circuit for delaying an input video signal supplied thereto, a first subtracting circuit for subtracting an output signal of the delay circuit from the input video signal, a limiter circuit for limiting the amplitude of an output signal of the first subtracting circuit, and a second subtracting circuit for subtracting an output signal of the limiter circuit from the input video signal and for producing a signal which is reduced of a noise component within the input video signal. The delay circuit in each of the circuit parts has a different delay time in accordance with a kind of correlation existing in information contents of the input video signal. The control circuit comprises a plurality of detecting circuits provided in correspondence with the circuit parts and a control signal supplying circuit. Each of the detecting circuits is supplied with the output signal of the first subtracting circuit of a corresponding circuit part and detects large amplitude signal components thereof.
Inventors
- 👤 Yutaka Ichinoi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 11:56
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/14; H04N5/21; H04N5/213
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
302 words
A noise reduction circuit for a video signal, said noise reduction circuit comprising: a plurality of noise reduction circuit parts coupled in series, each of said plurality of noise reduction circuit parts comprising a delay circuit for delaying an input video signal supplied thereto, a first subtracting circuit for subtracting an output signal of said delay circuit from said input video signal, a limiter circuit for limiting the amplitude of an output signal of said first subtracting circuit, and a second subtracting circuit for subtracting an output signal of said limiter circuit from said input video signal and for producing a signal which is reduced of a noise component within said input video signal, said delay circuit in each of said plurality of noise reduction circuit parts having a different delay time in accordance with a kind of correlation existing in information contents of said input video signal; and a control circuit comprising a plurality of detecting circuits provided in correspondence with said plurality of noise reduction circuit parts and a control signal supplying circuit, each of said plurality of detecting circuits being supplied with the output signal of said first subtracting circuit of a corresponding noise reduction circuit part and detecting large amplitude signal components thereof, said control signal supplying circuit supplying the output signal of said detecting circuit as a control signal to the limiter circuits of the noise reduction circuit parts other than said corresponding noise reduction circuit part, said limiter circuit in each of said noise reduction circuit parts having an interval between upper and lower limiting levels thereof set to a relatively small predetermined interval, said interval of said limiter circuit in each of said noise reduction circuit parts being widened during a time period in which said control signal is supplied thereto from said control circuit.
Claim 2
Dependent Claim
302 words
A noise reduction circuit for a video signal, said noise reduction circuit comprising: a plurality of noise reduction circuit parts coupled in series, each of said plurality of noise reduction circuit parts comprising a delay circuit for delaying an input video signal supplied thereto, a first subtracting circuit for subtracting an output signal of said delay circuit from said input video signal, a limiter circuit for limiting the amplitude of an output signal of said first subtracting circuit, and a second subtracting circuit for subtracting an output signal of said limiter circuit from said input video signal and for producing a signal which is reduced of a noise component within said input video signal, said delay circuit in each of said plurality of noise reduction circuit parts having a different delay time in accordance with a kind of correlation existing in information contents of said input video signal; and a control circuit comprising a plurality of detecting circuits provided in correspondence with said plurality of noise reduction circuit parts and a control signal supplying circuit, each of said plurality of detecting circuits being supplied with the output signal of said first subtracting circuit of a corresponding noise reduction circuit part and detecting large amplitude signal components thereof, said control signal supplying circuit supplying the output signal of said detecting circuit as a control signal to the limiter circuits of the noise reduction circuit parts other than said corresponding noise reduction circuit part, said limiter circuit in each of said noise reduction circuit parts having an interval between upper and lower limiting levels thereof set to a relatively small predetermined interval, said interval of said limiter circuit in each of said noise reduction circuit parts being widened during a time period in which said control signal is supplied thereto from said control circuit.
Claim 3
Dependent Claim
83 words
A noise reduction circuit as claimed in claim 1 in which each of said plurality of detecting circuits comprises a first circuit for slicing an upper large amplitude part of the output signal of said first subtracting circuit, a second circuit for slicing a lower large amplitude part of the output signal of said first subtracting circuit and for inverting the sliced signal, and a circuit for adding output signals of said first and second circuits so as to produce a detection signal.
Claim 4
Dependent Claim
228 words
A noise reduction circuit as claimed in claim 1 in which said plurality of noise reduction circuit parts comprise first, second and third noise reduction circuit parts, said first noise reduction circuit part comprising the delay circuit which is constituted by a lowpass filter, said second noise reduction circuit part comprising the delay circuit which is constituted by a one horizontal scanning period delay circuit, said third noise reduction circuit part comprising the delay circuit which is constituted by a one field delay circuit, said plurality of detecting circuits comprising first, second, and third detecting circuits, each of said first, second, and third detecting circuits being supplied with the output signal of said first subtracting circuit in a corresponding one of said first, second, and third noise reduction circuit parts, said control signal supplying circuit comprising a circuit for adding output signals of said first and second detecting circuits and for supplying an output signal to the limiter circuit of said third noise reduction circuit part, a circuit for adding output signals of said first and third detecting circuits and for supplying an output signal to the limiter circuit of said second noise reduction circuit part, and a circuit for adding the output signals of said second and third detecting circuits and for supplying an output signal to the limiter circuit of said first noise reduction circuit part.
Claim 5
Dependent Claim
137 words
A noise reduction circuit as claimed in claim 1 in which said limiter circuit comprises an upper part limiter circuit part for limiting an upper part of the amplitude of the output signal of said first subtracting circuit, a lower part limiter circuit part for limiting a lower part of the amplitude of the output signal of said first subtracting circuit, and an inverting circuit for inverting the control signal from said control signal supplying circuit, said upper part limiter circuit part being raised of an upper limiting level thereof responsive to the control signal from said control signal supplying circuit and said lower part limiter circuit part being lowered of a lower limiting level thereof responsive to a signal from said inverting circuit so as to widen an interval between the upper and lower limiting levels.
Claim 6
Dependent Claim
140 words
A noise reduction circuit as claimed in claim 4 in which said upper part limiter circuit part comprises a first variable resistor for setting the upper limiting level for a case where said control signal is not supplied to said upper part limiter circuit part, and a circuit including a first transistor having a base thereof coupled to said first variable resistor, said base of said first transistor being applied with said control signal, said lower part limiter circuit part comprising a second variable resistor for setting the lower limiting level for a case where said control signal is not supplied to said lower part limiter circuit part, and a circuit including a second transistor having a base thereof coupled to said second variable resistor, said base of said second transistor being applied with the signal from said inverting circuit.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-01-05 | 1990-07-07 | 1991-01-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-01-05 | 1994-07-07 | 1995-01-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-01-05 | 1998-07-07 | 1999-01-06 | $7700.00 | Window Closed / Lapsed |