Patent US4630197A successfully refreshed from Google Patents.
US4630197A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Anti-mutilation circuit for protecting dynamic memory
Assignee: AG Communication Systems Corp
•
Filing: 1984-04-06
•
Granted: 1986-12-16
•
Expires: 2004-04-06
Abstract
Abstract This circuit provides a scheme for protecting a common dynamic memory of a distributed processing system. This circuit protects against premature completion of a memory access cycle by a CPU for any of a number of fault conditions. As a result, common memory integrity is maintained despite a high number of memory accesses by a number of CPUs. This circuit operates in a simplex configuration or a duplicated redundant configuration.
Inventors
- 👤 Muhammad I. Khera
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 23:30
CPC Classifications
H; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/54; H04Q3/545; H04Q3/54541; H04Q3/5455; G; G06; G06F; G06F11/00; G06F11/004; G06F13/00; G06F13/14; G06F13/16; G06F13/18; H04Q3/54508; H04Q3/54533; G06F11/07; G06F11/16
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
250 words
An anti-mutilation circuit for protecting dynamic common memory for a memory access cycle in a distributed processing system comprising: a plurality of CPU means each providing address and data for accessing said common memory and each said CPU means operating to asynchronously generate a select signal for requesting access to said common memory; arbitration means connected to each of said plurality of CPU means, said arbitration means being operated in response to a plurality of said select signals to provide a signal granting access of said common memory to one particular CPU means; memory interface means connected between said arbitration means and said common memory and being operated to control said access of said common memory by said one particular CPU means; a plurality of request indicating means, each said request indicating means connected to a corresponding CPU means, to said memory interface means and to said arbitration means, each said request indicating means being operated in response to said select signal of said corresponding CPU means and in response to said access granting signal of said arbitration means to generate a request signal indicating which particular CPU means is to access said common memory; and storage means connected to said arbitration means, to said plurality of request indicating means, to said memory interface means and to said common memory, said storage means being operated in response to one said request signal to retain said address and data of said one particular CPU means for said common memory access cycle.
Claim 2
Dependent Claim
250 words
An anti-mutilation circuit for protecting dynamic common memory for a memory access cycle in a distributed processing system comprising: a plurality of CPU means each providing address and data for accessing said common memory and each said CPU means operating to asynchronously generate a select signal for requesting access to said common memory; arbitration means connected to each of said plurality of CPU means, said arbitration means being operated in response to a plurality of said select signals to provide a signal granting access of said common memory to one particular CPU means; memory interface means connected between said arbitration means and said common memory and being operated to control said access of said common memory by said one particular CPU means; a plurality of request indicating means, each said request indicating means connected to a corresponding CPU means, to said memory interface means and to said arbitration means, each said request indicating means being operated in response to said select signal of said corresponding CPU means and in response to said access granting signal of said arbitration means to generate a request signal indicating which particular CPU means is to access said common memory; and storage means connected to said arbitration means, to said plurality of request indicating means, to said memory interface means and to said common memory, said storage means being operated in response to one said request signal to retain said address and data of said one particular CPU means for said common memory access cycle.
Claim 3
Dependent Claim
130 words
An anti-mutilation circuit as claimed in claim 1, wherein said storage means includes: memory buffer input means connected to said arbitration means, to said common memory and to said memory interface means, said memory buffer input means being operated in response to said request signal of said one particular CPU means to buffer and to store said data to be written into said common memory for said complete memory access cycle; and memory buffer output means connected to said arbitration means, to said common memory and to said memory interface means, said memory buffer output means being operated in response to said request signal of said one particular CPU means to buffer and to store said data to be read from said common memory for said complete memory access cycle.
Claim 4
Dependent Claim
82 words
An anti-mutilation circuit as claimed in claim 2, wherein said memory buffer input means includes: output buffer array means connected to said arbitration means and being operated to temporarily store and forward said address and data of said one CPU means; and memory input latch means connected to said common memory and to said output buffer array means, said memory input latch means being operated in response to said access grant signal to store said data of said output buffer array means.
Claim 5
Dependent Claim
142 words
An anti-mutilation circuit as claimed in claim 3, wherein said storage means further includes write control means, said write control means including: flip-flop means connected to said particular CPU means and to said arbitration means, said flip-flop means being operated in response to said access grant signal to generate a write control signal for operating said memory input latch means; first gating means connected to said flip-flop means and to said arbitration means, said first gating means being operated in response to a write strobe signal of said arbitration means to produce a common memory write control signal; and second gating means connected to said common memory, to said first gating means and to said arbitration means, said second gating means being operated in response to said access grant signal to transmit said common memory control write signal to said common memory.
Claim 6
Dependent Claim
23 words
An anti-mutilation circuit as claimed in claim 4, wherein said flip-flop means of said write control means includes at least one D-type flip-flop.
Claim 7
Dependent Claim
19 words
An anti-mutilation circuit as claimed in claim 4, wherein said first gating means includes at least one NAND gate.
Claim 8
Dependent Claim
59 words
An anti-mutilation circuit as claimed in claim 3, wherein said storage means further includes address latch array means connected to said request indicating means, to said arbitration means, to said output buffer array means and to said common memory, said address latch array means being operated in response to said access grant signal to store said common memory address.
Claim 9
Dependent Claim
87 words
An anti-mutilation circuit as claimed in claim 2, wherein said memory buffer output means includes: output buffer array means connected to said common memory and being operated to temporarily store said data to be read by said one particular CPU means; and input buffer array means connected to said output buffer array means and to said particular CPU means through said arbitration means and said input buffer array means being operated to temporarily store and forward said data of said output buffer means to said CPU means.
Claim 10
Dependent Claim
65 words
An anti-mutilation circuit as claimed in claim 1, wherein each of said plurality of request indicating means includes flip-flop means connected to said arbitration means, to said memory interface means and to said corresponding CPU means, said flip-flop means being operated to transmit said generated request signal to said memory interface means and to said corresponding CPU means to indicate acknowledgment of said select signal.
Claim 11
Dependent Claim
22 words
An anti-mutilation circuit as claimed in claim 9, wherein said flip-flop means of said indicating means includes a plurality of D-type flip-flops.
References Cited (Backward Citations)
US3421150A
Cited
US3921145A
Cited
US4096572A
Cited
US4115851A
Cited
US4096571A
Cited
US4130864A
Cited
US4189766A
Cited
US4257095A
Cited
US4314335A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-12-15 | 1990-06-16 | 1990-12-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-12-15 | 1994-06-16 | 1994-12-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-12-15 | 1998-06-16 | 1998-12-16 | $7700.00 | Window Closed / Lapsed |