Patent US4629908A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4629908A Expired / Lapsed US ⏱️ 0.0 years remaining

MOS monostable multivibrator

Assignee: Standard Microsystems LLC
•
Filing: 1985-02-19
•
Granted: 1986-12-16
•
Expires: 2005-02-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A monostable multivibrator includes a pair of MOSFETS (34, 42) electrically coupled to an input node (12) and a MOS logic gate which has one input coupled to this node and another input adapted to receive a delayed signal from another node (38). The MOSFETS are configured to hold node 38 at ground and keep the input MOSFET of the logic gate electrically isolated from the means used to generate the delayed signal thereby enabling the output MOSFET of the logic gate to charge its output efficiently with respect to time.

Inventors

  • 👤 Ronald S. Ethe
  • 👤 Steven Burstein

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 08:37
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/355; H03K5/00; H03K5/153; H03K5/1534

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 157 words
A monostable multivibrator for outputting a pulse of predetermined duration in response to an input pulse of arbitrary duration comprising: a. a single logic gate having first and second inputs, said first input being connected to said system to receive said input pulse of arbitrary duration; b. delay means for supplying a signal to said second input of said logic gate, said signal being delayed with respect to said input pulse and logically inverted with respect thereto, said logic gate outputting a pulse of predetermined duration in response to said input pulse and said signal; and c. an enhancement mode MOSFET electrically connected to the output of said delay means for electrically isolating said delay means from said second input during a substantial portion of the delay period between said input pulse and said delayed signal and electrically coupling and delay means to said second input of said logic gate after the delay period is substantially ended.
Claim 2
Dependent Claim 157 words
A monostable multivibrator for outputting a pulse of predetermined duration in response to an input pulse of arbitrary duration comprising: a. a single logic gate having first and second inputs, said first input being connected to said system to receive said input pulse of arbitrary duration; b. delay means for supplying a signal to said second input of said logic gate, said signal being delayed with respect to said input pulse and logically inverted with respect thereto, said logic gate outputting a pulse of predetermined duration in response to said input pulse and said signal; and c. an enhancement mode MOSFET electrically connected to the output of said delay means for electrically isolating said delay means from said second input during a substantial portion of the delay period between said input pulse and said delayed signal and electrically coupling and delay means to said second input of said logic gate after the delay period is substantially ended.
Claim 3
Dependent Claim 46 words
The monostable multivibrator according to claim 1, wherein the gate and drain of said enhancement mode MOSFET are electrically connected to said output of said delay means and the source of said enhancement mode MOSFET is electrically connected to said second input of said logic gate.
Claim 4
Dependent Claim 59 words
The monostable multivibrator according to claim 1, wherein the drain of said enhancement mode MOSFET is electrically connected to a reference voltage and the gate of said enhancement mode MOSFET is electrically connected to said output of said delay means and the source of said enhancement mode MOSFET is electrically connected to said second input of said logic gate.
Claim 5
Dependent Claim 50 words
The monostable multivibrator according to claim 1, further comprising a second MOSFET electrically connected to said second input of said logic gate and a reference potential for forcing said second input to substantially the same potential as said reference potential in one of said switching states of said second MOSFET.
Claim 6
Dependent Claim 20 words
The monostable multivibrator according to claim 4, wherein said reference potential is the ground reference potential of said electrical system.
Claim 7
Dependent Claim 58 words
The monostable moltivibrator according to claim 4, wherein said second MOSFET is an enhancement mode MOSFET, the drain of which is electrically connected to said second input of said logic gate, the gate of which is electrically connected to said first input of said logic gate and the source of which is electrically connected to said reference potential.
Claim 8
Dependent Claim 45 words
The monostable multivibrator according to claim 4, wherein said second MOSFET is a depletion mode MOSFET, the drain of which is electrically connected to said second input of said logic gate and the gate and source of which are electrically connected to said reference potential.
Claim 9
Dependent Claim 20 words
The monostable multivibrator according to claim 6, wherein said first and second enhancement mode MOSFETs are n-channel enhancement mode MOSFETs.
Claim 10
Dependent Claim 16 words
The monostable multivibrator according to claim 7, wherein said first and second MOSFETs are n-channel MOSFETs.
Claim 11
Dependent Claim 15 words
The monostable multivibrator according to claim 1, wherein said logic gate is a NOR gate.
Claim 12
Dependent Claim 60 words
The monostable multivibrator according to claim 1, wherein the drain of said enhancement mode MOSFET is electrically connected to a reference voltage and the gate of said enhancement mode MOSFET is electrically connected to the output node of said logic gate and the source of said enhancement mode MOSFET is electrically connected to said second input of said logic gate.
Claim 13
Dependent Claim 37 words
The monostable multivibrator according to claim 11, further comprising a depletion mode MOSFET, the gate and source of which are electrically connected to said second input and the drain of which is connected to a reference voltage.

References Cited (Backward Citations)

US3725792A Cited
US3996482A Cited
US4321484A Cited
US4525640A Cited
US4580065A Cited
US4547684A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-12-15 1990-06-16 1990-12-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-12-15 1994-06-16 1994-12-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-12-15 1998-06-16 1998-12-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag