US4629520A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming shallow n-type region with arsenic or antimony and phosphorus
Assignee: Fujitsu Ltd
•
Filing: 1984-08-14
•
Granted: 1986-12-16
•
Expires: 2004-08-14
Abstract
Abstract A method of forming a shallow n-type region of a semiconductor device, such as a bipolar transistor or a MOS FET, includes the following steps. Forming a first film containing arsenic or antimony on a silicon substrate; forming a second film containing phosphorus on the first film; and diffusing the arsenic or antimony and the phosphorus into the semiconductor substrate out of the first and second films by heat-treatment. The diffused impurities of the arsenic or antimony and the phosphorus form the n-type region and the arsenic or antimony defines the depth of the n-type region.
Inventors
- 👤 Katsunobu Ueno
- 👤 Osamu Hataishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 08:44
CPC Classifications
H; H10; H10D; H10D48/00; H10D48/30; H10D48/32; H10D48/34; H10D48/345; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/1414; H10P32/17; H10P32/171
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
83 words
A method of forming a shallow n-type region in a silicon semiconductor substrate of a semiconductor device comprising the steps of: (a) forming a first film containing one of arsenic and antimony on said silicon semiconductor substrate; (b) forming a second film containing phosphorus on said first film; and (c) diffusing the phosphorus and the one of arsenic and antimony into said silicon semiconductor substrate out of said first and second films by heat-treatment at a temperature between 950° C. and 1050° C.
Claim 2
Independent Claim
83 words
A method of forming a shallow n-type region in a silicon semiconductor substrate of a semiconductor device comprising the steps of: (a) forming a first film containing one of arsenic and antimony on said silicon semiconductor substrate; (b) forming a second film containing phosphorus on said first film; and (c) diffusing the phosphorus and the one of arsenic and antimony into said silicon semiconductor substrate out of said first and second films by heat-treatment at a temperature between 950° C. and 1050° C.
Claim 3
Dependent Claim
34 words
A method according to claim 1, wherein said first film and said second film are made of a material selected from a group consisting of polycrystalline silicon, amorphous silicon, platinum silicide, and tungsten silicide.
Claim 4
Dependent Claim
42 words
A method according to claim 2, wherein step (a) comprises the step of doping the one of arsenic and antimony into said first film by ion-implantation; and wherein step (b) comprises the step of doping phosphorus into said second film by ion-implantation.
Claim 5
Dependent Claim
59 words
A method according to claim 2, wherein step (a) comprises the step of doping the one of arsenic and antimony into said first film during formation of said first film by chemical vapor deposition, and wherein step (b) comprises the step of doping the phosphorus into said second film during formation of said second film by chemical vapor deposition.
Claim 6
Dependent Claim
26 words
A method according to claim 2, wherein step (a) comprises the step of forming said first film to a thickness of from 0.05 to 0.15 μm.
Claim 7
Dependent Claim
26 words
A method according to claim 2, wherein step (b) comprises the step of forming said second film to a thickness of from 0.1 to 0.25 μm.
Claim 8
Dependent Claim
26 words
A method according to claim 1, wherein step (c) comprises the step of forming said shallow n-type region as an emitter region of a bipolar transistor.
Claim 9
Dependent Claim
35 words
A method according to claim 1, wherein step (c) comprises the step of forming said shallow n-type region as one of a drain region and a source region of a metal-oxide semiconductor field effect transistor.
References Cited (Backward Citations)
US4364166A
Cited
US4403392A
Cited
US4495010A
Cited
US4404048A
Cited
US4419810A
Cited
US4512074A
Cited
US4542580A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-12-15 | 1990-06-16 | 1990-12-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-12-15 | 1994-06-16 | 1994-12-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-12-15 | 1998-06-16 | 1998-12-16 | $7700.00 | Window Closed / Lapsed |