Patent US4618925A successfully refreshed from Google Patents.
US4618925A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital data processing system capable of executing a plurality of internal language dialects
Assignee: EMC Corp
•
Filing: 1984-07-13
•
Granted: 1986-10-21
•
Expires: 2004-07-13
Abstract
Abstract The processor of the present invention can execute any of a plurality of dialects of "S-Language" instructions. S-Languages are of a higher order than typical machine languages but of a lower order than the user's own high order language. They can be tailored for compatibility with user high order languages. Each instruction of a particular S-Language is interpreted by a sequence of microinstructions. In the processor of the present invention, dispatching to the microinstruction sequencer is controlled jointly by the instruction bit pattern and the current contents of a dialect register. Each procedure to be executed carries with it information from which the appropriate contents of the dialect register may be determined. Thus, the processor of the present invention can always operate as an effective optimum processor for executing the procedure regardless of the source language chosen for writing that procedure.
Inventors
- 👤 Richard G. Bratt
- 👤 Ronald H. Gruner
- 👤 Thomas M. Jones
- 👤 James T. Nealon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 18:25
CPC Classifications
G; G06; G06F; G06F8/00; G06F8/40; G06F8/41; G06F8/47
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
260 words
In a digital computer system including processor means for performing operations upon operands, memory means for storing instructions for directing said operations, bus means for conducting instructions between said memory means and said processor means, and I/O means for conducting operands between said processor means and devices external to said digital computer sytem, said processor means comprising: ALU means connected to said bus means for performing said operations, means connected to said bus means for receiving said instructions, each of said instructions being a member of a group of related instructions from a plurality of groups of related instructions, microcode control means including means for storing sequences of microinstructions for controlling said operations performed by said ALU means, said sequences of microinstructions including a plurality of sets of sequences of microinstructions, each set thereof corresponding to a group of related instructions from said plurality of groups of related instructions, and each said set of sequences of microinstructions including at least one sequence of microinstructions which corresponds to one of the instructions of its corresponding group of related instructions, said instruction receiving means including group code register means for storing a plurality of group codes, each said group code corresponding to one of said group of related instructions and a current group code representing a group of related instructions of which a current instruction directing said operations is a member, said microcode control means further including means responsive to each current instruction and to each corresponding current group code for providing at least one sequence of microinstructions to said ALU means.
Claim 2
Dependent Claim
260 words
In a digital computer system including processor means for performing operations upon operands, memory means for storing instructions for directing said operations, bus means for conducting instructions between said memory means and said processor means, and I/O means for conducting operands between said processor means and devices external to said digital computer sytem, said processor means comprising: ALU means connected to said bus means for performing said operations, means connected to said bus means for receiving said instructions, each of said instructions being a member of a group of related instructions from a plurality of groups of related instructions, microcode control means including means for storing sequences of microinstructions for controlling said operations performed by said ALU means, said sequences of microinstructions including a plurality of sets of sequences of microinstructions, each set thereof corresponding to a group of related instructions from said plurality of groups of related instructions, and each said set of sequences of microinstructions including at least one sequence of microinstructions which corresponds to one of the instructions of its corresponding group of related instructions, said instruction receiving means including group code register means for storing a plurality of group codes, each said group code corresponding to one of said group of related instructions and a current group code representing a group of related instructions of which a current instruction directing said operations is a member, said microcode control means further including means responsive to each current instruction and to each corresponding current group code for providing at least one sequence of microinstructions to said ALU means.
Claim 3
Dependent Claim
113 words
The digital computer system of claim 1, wherein said means for storing said sequences of microinstructions is a control store means, and said microinstruction sequence providing means includes dispatch table means for storing addresses corresponding to the locations of the sequences of microinstructions of each set of microinstruction sequences, said dispatch table means being responsive to a current group code and to a current instruction for providing to said control store means an address corresponding to at least one microinstruction sequence corresponding to said current instruction, and said control store means being responsive to said address to provide to said ALU means said at least one microinstruction sequence corresponding to said current instruction.
Claim 4
Dependent Claim
61 words
The digital computer sytem of claims 1 or 2, wherein said instruction receiving means further comprises: instruction register means connected to said bus means for storing at least one of said instructions, and parsing means connected to said instruction register means for detecting an instruction stored in said instruction register means and for providing said instruction to said microcode control means.
Claim 5
Dependent Claim
54 words
The digital computer system of claim 3, wherein said receiving means further comprises: prefetch means connected to said bus means and responsive to the operation of said parsing means for providing read request outputs to said memory means, said memory means responsive to said read request outputs for providing instructions to said receiving means.
Claim 6
Dependent Claim
90 words
The digital computer system of claims 1 or 2, wherein said control store means comprises: writable control store means connected to said bus means for storing said sequences of microinstructions, and control store addressing means responsive to instructions and to the operation of said processor means for providing corresponding control store read and write addresses, said writable control store means being responsive to said read addresses for providing at least one sequence of microinstructions to said ALU means, and further responsive to said write addresses for storing sequences of microinstructions.
Claim 7
Dependent Claim
67 words
The digital computer system of claim 2, wherein said control store means further comprises: writable control store means connected to said bus means for storing sequences of microinstructions, and said dispatch table means further comprises write address means responsive to the operation of said processor means for generating write addresses, said writable control store means being responsive to said write addresses for storing said sequences of microinstructions.
References Cited (Backward Citations)
US3753236A
Cited
US3878514A
Cited
US3831148A
Cited
US4077058A
Cited
US4205370A
Cited
US4041461A
Cited
US4130869A
Cited
US4245302A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-10-20 | 1990-04-21 | 1990-10-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-10-20 | 1994-04-21 | 1994-10-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-10-20 | 1998-04-21 | 1998-10-21 | $7700.00 | Window Closed / Lapsed |