Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
184 words
A finite impulse response filter comprising: a source of digital input signal samples; a first tapped delay line having an input port coupled to said source and a plurality of output ports at which successively delayed signal samples are available; a signal scaling circuit having an input port coupled to said source and having an output port; a second tapped delay line having an input port coupled to said scaling circuit and having a plurality of output ports at which successively delayed scaled signal samples are available; a plurality of weighting circuits respectively coupled to said output ports, for producing representations of said input signal samples weighted by respective coefficient values, at least one of said weighting circuits being coupled to receive both scaled and non-scaled samples equally delayed from signal samples at said source, said at least one weighting circuit utilizing both said scaled and non-scaled samples to produce a weighted sample; and means for summing weighted samples from said plurality of weighting circuits including said at least one of said weighting circuits for producing filtered samples representative of said input signal samples.
Claim 2
Dependent Claim
184 words
A finite impulse response filter comprising: a source of digital input signal samples; a first tapped delay line having an input port coupled to said source and a plurality of output ports at which successively delayed signal samples are available; a signal scaling circuit having an input port coupled to said source and having an output port; a second tapped delay line having an input port coupled to said scaling circuit and having a plurality of output ports at which successively delayed scaled signal samples are available; a plurality of weighting circuits respectively coupled to said output ports, for producing representations of said input signal samples weighted by respective coefficient values, at least one of said weighting circuits being coupled to receive both scaled and non-scaled samples equally delayed from signal samples at said source, said at least one weighting circuit utilizing both said scaled and non-scaled samples to produce a weighted sample; and means for summing weighted samples from said plurality of weighting circuits including said at least one of said weighting circuits for producing filtered samples representative of said input signal samples.
Claim 3
Dependent Claim
24 words
The filter set forth in claim 1 wherein said at least one weighting circuit includes means for changing the value of the weighting coefficient.
Claim 4
Dependent Claim
136 words
The filter set forth in claim 2 wherein said at least one weighting circuit includes: a summing circuit including first and second input ports, and an output port at which weighted samples are available; first and second bit shifters including respective output terminals coupled to the first and second input ports respectively of said summing circuit, including respective input ports, and including respective control signal input ports for applying shift control signals, said first and second bit shifters being responsive to said shift control signals to weight signal samples applied thereto by values corresponding to said shift control signals, and wherein said shift control signals correspond to said coefficient values; respective means for coupling the input ports of said first and second bit shifters to respective output ports of said first and second tapped delay lines.
Claim 5
Dependent Claim
44 words
The filter set forth in claim 3 wherein said at least one weighting circuit further includes means, serially coupled between said summing circuit and at least one of the output ports of said first and second delay lines for inverting the polarity of samples.
Claim 6
Dependent Claim
23 words
The filter set forth in claim 1 wherein said at least one weighting circuit includes bit shift-and-add circuitry for producing said weighted samples.
Claim 7
Dependent Claim
29 words
The filter set forth in claim 5 wherein said bit shift circuitry comprises hardwired connections for translating bit positions of samples available from said taps to different bit positions.