Circuit arrangement for conversion TTL logic signals to ECL logic signals

Claim 2

Circuit arrangement for level conversion of TTL-logic levels to ECL-logic levels including at least one emitter-coupled current switch having an input addressable by TTL-logic levels and an output from which ECL-logic levels can be taken off, comprising a first current switch formed of first and second emitter coupled npn-transistors having their emitters commonly connected to ground reference potential via a current source and their collectors connected to supply potential via respective collector resistors, and a second current switch formed of first and second emitter-coupled pnp-transistors having their emitters connected to supply potential via a current source and having their collectors connected to ground reference potential, the first transistor of said second current switch being controlled by the input signal to the circuit arrangement and serves as input stage for the first transistor of said first current switch, said second transistors of the first and second current switch being connected at their control inputs to a reference potential and said second current switch having a switching threshold higher than that of said first current switch.

Claim 3

Circuit arrangement according to claim 1, wherein the extent to which said switching threshold for said second current switch is higher than that of said first current switch is by about a base-emitter threshold voltage.

Claim 4

Circuit arrangement according to claim 1 including means for taking ECL-logic levels off at least at one output of said first current switch.

Claim 5

Circuit arrangement according to claim 1 wherein both said first and said second current switches have a reference voltage defined by the relationship: U.sub.TTL0 +U.sub.BE <U.sub.Ref' <U.sub.TTL1 +U.sub.BE, wherein U TTL0 =TTL-input level "low", U TTL1 =TTL-input level "high", U BE =Base-emitter threshold and U Ref' =Reference Voltage.

Claim 6

Circuit arrangement according to claim 1, wherein both said first and said second current switches have a refrence voltage defined by the equation: ##EQU2## wherein U Ref' =Reference voltage, U TTL0 =TTL-input level "low", U TTL1 =TTL-input level "high" and U BE =Base-emitter threshold.

Claim 7

Circuit arrangement for level conversion of TTL-logic levels to ECL-logic levels including at least one emitter-coupled current switch having an input addressable by TTL-logic levels and an output from which ECL-logic levels can be taken off, comprising a first current switch formed of first and second emitter coupled npn-transistors having their emitters commonly connected to ground reference potential via a current source and their collectors connected to supply potential via respective collector resistors, and a second current switch formed of first and second emitter-coupled pnp-transistors having their emitters connected to supply potential via a current source and having their collectors connected to ground reference potential, the first transistor of said second current switch being controlled by the input signal to the circuit arrangement and serves as input stage for the first transistor of said first current switch, said second transistors of the first and second current switch being connected at their control inputs to a reference potential and said second current switch having a switching threshold higher than that of said first current switch, and wherein a coupling capacitor is connected between the base and the emitter of said one transistor of said second current switch.

Claim 8

Circuit arrangement for level conversion of TTL-logic levels to ECL-logic levels including at least one emitter-coupled current switch having an input addressable by TTL-logic levels and an output from which ECL-logic levels can be taken off, comprising a first current switch formed of first and second emitter coupled npn-transistors having their emitters commonly connected to ground reference potential via a current source and their collectors connected to supply potential via respective collector resistors, and a second current switch formed of first and second emitter-coupled pnp-transistors having their emitters connected to supply potential via a current source and having their collectors connected to ground reference potential, the first transistor of said second current switch being controlled by the input signal to the circuit arrangement and serves as input stage for the first transistor of said first current switch, said second transistors of the first and second current switch being connected at their control inputs to a reference potential and said second current switch having a switching threshold higher than that of said first current switch, and wherein a coupling capacitor is connected between the base and the emitter of said one transistor of said second current switch.

Claim 9

Circuit arrangement for level conversion of TTL-logic levels to ECL-logic levels including at least one emitter-coupled current switch having an input addressable by TTL-logic levels and an output from which ECL-logic levels can be taken off, comprising a first current switch formed of first and second emitter coupled npn-transistors having their emitters commonly connected to ground reference potential via a current source and their collectors connected to supply potential via respective collector resistors, and a second current switch formed of first and second emitter-coupled pnp-transistors having their emitters connected to supply potential via a current source and having their collectors connected to ground reference potential, the first transistor of said second current switch being controlled by the input signal to the circuit arrangement and serves as input stage for the first transistor of said first current switch, further comprising means for taking off ECL-logic levels from said collectors of said first current switch, inverted levels being taken off the collector of said first transistor, and non-inverted levels being taken off the collector of the second transistor of said first current switch, and wherein said two emitter-coupled transistors of said second current switch have emitters which are connected to the base of said first transistor of said first current switch, one of the transistors of said second current switch having a base addressable by the TTL-logic levels, the other of the transistors of said current switch having a base connected to the base of the other transistor of said first current switch and also connected to a reference voltage.

Claim 10

Circuit arrangement for level conversion of TTL-logic levels to ECL-logic levels including at least one emitter-coupled current switch having an input addressable by TTL-logic levels and an output from which ECL-logic levels can be taken off, comprising a first current switch formed of first and second emitter coupled npn-transistors having their emitters commonly connected to ground reference potential via a current source and their collectors connected to supply potential via respective collector resistors, and a second current switch formed of first and second emitter-coupled pnp-transistors having their emitters connected to supply potential via a current source and having their collectors connected to ground reference potential, the first transistor of said second current switch being controlled by the input signal to the circuit arrangement and serves as input stage for the first transistor of said first current switch, further comprising means for taking off ECL-logic levels from said collectors of said first current switch, inverted levels being taken off the collector of said first transistor, and non-inverted levels being taken off the collector of the second transistor of said first current switch, and wherein said two emitter-coupled transistors of said second current switch have emitters which are connected to the base of said first transistor of said first current switch, one of the transistors of said second current switch having a base addressable by the TTL-logic levels, the other of the transistors of said current switch having a base connected to the base of the other transistor of said first current switch and also connected to a reference voltage.